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Abstract
Analog-to-digital converter designs have used a number of architectures ranging in approach
from individual bit recursion to full flash implementation. Recursive converters offer low power
consumption and low component cost. but are only appropriate for low speed applications. The flash
converters, while offering very fast conversion rates, utilize large silicon areas and consume a large
amount of power due to the high number of comparators used. For many high speed, increased-
resolution analog-ta-digital conversion applications such as video (including High Definition
Television, HD1V), medical ultrasound, mass storage, and fiber distributed data interface technologies
(FDDI), neither the single-bit recursive approach nor the flash approach are practical.
The emergence of BiCMOS, a mixed technology combining bipolar and CMOS capability on a
single die, has created a number of opportunities for circuit performance enhancement by utilizing
different design techniques. Originally viewed as a digital enhancement. BiCMOS has been
recognized as a widely-applicable technology for analog and mixed-signal designs as well. BiCMOS
offers design flexibility since it possesses the precision, low noise, high speed, and high gain
characteristics of a bipolar process while providing high packing density and low power consumption
found with CMOS processes.
By investigating different converter architectures and exercising BiCMOS design techniques, it
is possible to achieve high speed, high resolution performance while keeping power and die area to a
reasonable level. Of late, subranging architectures have become popular for high speed, high
resolution applications because they have exhibited the capability of fast performance using lower
power and less silicon area than a flash converter at a given resolution. Many CMOS and BiCMOS
subranging designs been documented in recent years. The goal of this thesis is to investigate
subranging architectures, to discuss some of the CMOSIBipoiar design tradeoffs which make BiCMOS
attractive, and to discuss how the high speed, high resolution requirements impact design approaches.
0-1
A perfonnance level of 20 Msampleslsecond at a 10 bit resolution has been targeted, and some of the
obstacles to achieving that perfonnance are investigated through specific circuit design consideration.
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1. Introduction
Analog and digital signal processing correspond to two basic, yet distinctly different,
approaches to handling information. In analog signal processing information is in the form of
continuous voltage or current signals which represent "real world" parameters such as control system
variables, or measurements from thermocouples, potentiometers, and other sensors. In digital signal
processing, information in the form of quantized binary (two possible states) bits of data may be used
for information processing, computing, data transmission, or storage. Analog-to-digital and digital-to-
analog conversion circuits .serve to interface between these two different modes of information
processing. There is a strong need for these analog-to-digital (AID or ADC) and digital-ta-analog
(D/A or DAC) conversion circuits in many fieldS of application. Analog-to-digital converters sample
an incoming analog signal with respect to time, and quantize that sampled value into a digital format,
usually in the form of an encoded word which may be interfaced to a computer. A digital-to-analog
converter performs the inverse function of translating a digital or binary word into an analog signal
which can then interface with control systems, information dispays, or other analog processing
functions. Figure I depicts some of the different digital and analog systems which interface through
AID and D/A converters.
The purpose of all AID converters, regardless of the architecture or technology in which the
AID converter is built, is to sample and quantize an analog signal into a unique digitally coded value.
From an architectural standpoint, all analog-to-digital converter design approaches may be categorized
into four general types: integrating, counting, successive approximation, and parallel threshold types,u]
(2] (3] When considering the four categories, it is important to understand the historical perspective of
conversion circuits as well. From February, 1948 through May, 1957 there were no less than 7 patents
filed and awarded to establish these four architecture categories, with dozens of other patents which
improve upon the original approaches being awarded to this day. [2] The integrating, successive
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approximation, and counting converter types were all being developed during the same time period,
with the parallel threshold converters following close behind. Through the 1960's and beyond, parallel
threshold conve~rs have gained popularity for high speed applications, but the earlier three categories
show no sign of weakness, still contributing strongly to appropriate applications. A brief description of
how each of the arChitectures functions and some of the fields in which they have been applied are
' ..
summarized below.
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Figure 1. AID and D/A Converters in Signal Processing Systems
Integrating Analog to DigItal Converten
As its name implies, this family of converters employ integrators to convert an analog signal to
a function of time, then convert that time function to a digital output word. In this sense, these
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integrating or charge-replacement converters are considered to be indirect converters since they use an
intermediate variable before arriving at the final output form. Integrating converters use single-ramp,
dual-ramp, or voltage-to-frequency approaches among others. A description of single ramp operation
will portray the general operation. The analog input signal is applied to a comparator. A counter is
started while a reference voltage is integrated until its integral matches the input signal level and the
comparator changes state, halting the counter. Since the slope of the reference ramp is known, the
counter value is proportional to the magnitude of the sampled analog signal, and can then be encoded
into an appropriate digital format. Early applications of integrating converters included pulse-code
modulated communication systems (telephone), and digital voltmeters, although there have been many
other applications as well.
Counting Converters
A counting converter is similar in operation to a single-ramp integrating converter, with the
exception of the use of a digital-to-analog converter instead of an integrator. Again, the analog input
signal is applied to a comparator. The reference to the comparator is generated by a digital-to-analog
converter whose inputs are provided by a counter. The counter increments causing the value of the
reference voltage to increase until the comparator changes state and the counter is stopped. In both
integrating and counting architectures, conversion time is a function of the magnitude of the incoming
analog signal, which is not always desirable.
Successive Approximation Converters
Successive approximation converters have been very popular over time for two reasons;
conversion time is a constant regardless of the magnitude of the input signal, and the recursive use of
componentry yields a high resolution converter at a very low component cost. It is important to know
that early NO designs of this type were built using discrete operational-amplifiers and individual flip-
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flops for registers. Thus, a design which offered a high level of functionality using a minimum number
of components was very attractive. This architecture is most likely to have been employed in the
highest number of applications to date, due to the ease of interface with physical systems as well as
with computers. Conversion rates for 8 to 16 bit converters of this type range from 400ns to 25~ [3].
As seen in Figure 2, a successive approximation converter consists of a shift register, a digital-to-
analog converter, and a single comparator.
Data output (parallel)
S -A-Register
and Logic
10A
Start/Stop
External clock
Data output (serial)
r---------trTT"rTTl"TTlL-.
D/A -Converter
v.o-----;
Buffer amplifier
Figure 2. Successive Approximation Converter
The successive approximation conversion process starts by applying the analog input to the
comparator. The first, or most significant bit (MSB) of the shift register is set to a logical I while all
the other bits remain at O. This represents approximately the mid-scale voltage value that the converter
is able to recognize. The state of the shift register is latched to provide the input to the digital-to-
analog converter. The DAC output voltage is therefore at its mid-scale value, and is subtracted from
the input value to create an error voltage which is then compared against virtual ground. The output of
the comparator is latched and a decision is made whether to keep the MSB on or not During the next
period, bit #2 is set high and the DAC output increases the reference voltage proportionally. In the
event that the analog input signal was greater than the MSB but not as great as the sum of the MSB +
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bit #2, the MSB would be left on, bit #2 would be reset low. This process of shifting and comparing
continues until all the bits of the shift register have been exercised. The resultant digital word in the
shift register is proportional to the analog input signal. Understanding this iterative architecture, it is
easy to recognize that although it uses a minimum amount of circuitry, it has a slow conversion speed
compared to many of the other architectures.
Parallel Threshold Converters
There are many different architectures which frol into this family of converters, ranging from
pure flash implementations to subranging and pipelined structures. A flash analog-to- digital converter
is considered to be the fastest converter because the conversion takes place in a single clock cycle. The
easiest parallel architecture to understand from a functional standpoint is the pure flash converter. The
flash converter is comprised of a string of converters whose references are generated from a resistor
ladder network. Figure 3 depicts an N bit flash converter. For an N bit converter, there are usually
2N - I comparators. Therefore, the number of comparators can become very large for a converter of
reasonable resolution. The analog input is applied to each of the comparators, and each comparator sets
its output accordingly. All of the comparators whose reference voltage lies above the level of the
analog input signal will remain in a logic low state, while rol those whose reference level is below that
of the input will be set to a logic high. In this sense, the comparators' outputs may be read like a
thermometer.[4] This thermometer code must then be encoded to the desired digital output code.
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C3>----l
D~il:al Output
Figure 3. Parallel Threshold Flash Converter
For an 8 bit flash converter, sampling rates of up to 300 Msamples/second have been achieved
with bipolar implementations, while CMOS implementations have been limited to about
30Msamples/second. [3] Present demands in the video applications field, including HDTV, medical
imaging, and mass storage, require sampling rates between 10M and 75 Msampleslsecond at
resolutions of 8 to 12 bits. Radar imaging and other high speed applications require greater than 100
Msamples/second conversion rates. The fast conversion rate comes at a high power cost. For example,
the MCI0319 8-bit Video Flash ADC performing at a 25 Msamplelsecond rate dissipates 995 mW, the
AD9002 8-bit ADC achieves 150 Msampleslsec at 910 mW, but the AD770 8-bit bipolar flash
converter which achieves 200 Msamples/sec dissipates 2.55 Watts of power. Due to the high power
consumption and the fact that increasing the resolution of a flash converter by 1 bit doubles the number
of comparators needed, it is unlikely that pure flash converter architectures will be employed in future
high resolution applications which require low power consumption.
Driven by higher resolution demands and the desire for low power, subranging and pipeline
parallel threshold converter architectures merit consideration. As evidenced by the success of recent
work,[S] [6] [7] sampling rates of at least 20 Msarnplelsec with power consumption as low as 240 mW
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have been demonstrated. In general, present video applications demand 8 to 10 bit resolution and
sampling rates ranging from 10 Msampleslsec to 75 Msampleslsecond, although the term "video rate"
loosely refers to any higher-sPeed converter with sampling rates greater than I Msamplelsecond.[S] For
television video applications, the sampling rate is detennined by the chrominance and luminance signal
frequency. At present, a 6 MHz bandwidth is dedicated for each channel, with 4.2 MHz being the
maximum frequency in the luminance spectrum. To satisfy the Nyquist sampling rate, a minimum
sampling rate of 8.4 Msampleslsecond would be employed. However, the sampling rate must increase
if any anti-aliasing or equalization techniques are used. In the case of present day television, sampling
rates of greater than 14 Msampleslsecond are being used, with an initial indication from HDTV
applications that a sampling rate of 20 Msampleslsecond and 10 bit resolution will be needed.[9] For
other applications such as medical ultrasonic imaging, devices which perform at 9 bits of resolution
and sampling rates of 40 to 50 Msampleslsecond are in demand, and for FOOl designs, the maximum
input signal frequency is 25 MHz, but the sampling demands are 75 Msampleslsecond,uO] Knowing
that the resolution and sampling demands on AID converters are increasing, the scope of this thesis
will be to compare three parallel threshold architectures; a flash converter, a two-stage subranging
approach, and a pipeline architecture, while placing special emphasis on power savings and speed
performance by using BiCMOS approaches for high resolution converters.
Before other architectures are studied, however, a review of the fundamental principles of
analog-to-digital converters and digital-to-analog converters will be presented. Then, Chapter 3 will
compare the three different parallel threshold converter architectures. Chapter 4 will focus on a
pipeline parallel threshold converter, and investigate the circuit design approaches that contribute to
this architecture's success. Chapter 5 will discuss individual circuits and the challenges a' designer
faces with high resolution, high sPeed, pipeline designs. Lastly, Chapter 6 will present a discussion of
areas of possible circuit improvement and other conclusions.
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2. Fundamental Principles of Conversion Circuits
As we have seen in the brief descriptions of counting, successive approximation, and parallel
threshold analog-to-digital converters, many AID converters use D/A converters internally. For this
reason, basic conversion relationships for digital-ta-analog converters will be discussed first, followed
by the principles of operation for analog-ta-digital conversions. Section 2.3 will portray some of the
.non-ideal elements found in both digital-to-analog and analog-to-digital converter output
characteristics.
2.1 Principles of Dlgital-to-Analog Conversion
A digital-to-analog converter (DAC) circuit serves to output a unique analog current or voltage
value which is proportional to each different digital input word. The transfer function for any DAC is
of the form
where A is the analog output, K is a scaling factor, Vref is a reference voltage, and D is the digital input
word. Figure 4 shows a block diagram of a digital to analog converter.
Voltage
reference
Scaling
network
Binary
switches
Output
amplifier
Figure 4. Digital to Analog Converter Block Diagram
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Note that A can be a voltage or a current when K is a unit-less scaling factor or a conductance scaling
factor respectively. Since the digital input word is a binary word of N bits, there are 2N possible
discrete input words, and therefore, 2N unique A output levels. As such, it is more descriptive to show
the digital input word, D, in the form of:
(2.1)
where b 1 is the most-significant bit (MSB) and bN is the least- significant bit (LSB) of the digital
word.
Now that the input format has been established, it is important to understand how this translates
to an output signal. For a moment assume we are studying a voltage output DAC and let us define a
full-scale voltage (VFS) as VFS = KVref' The transfer function can be rewritten as:
If, for example only the LSB were activated in the digital input word, then V0 = VFS • (.J.v). This
2
represents the smallest possible "step" change, or the resolution, of the analog output as it corresponds
to a change in the LSB of digital input word D, and is defined as d Vo ' [11] Since there are 2N output
states, and zero is an acceptable output state, then there are 2N - 1 other possible output states. By
examining equation 2.] above it can be recognized that D will always be less than I. That is to say,
Vo i:- VFS' The maximum output voltage is reached when the digital input word consists of all l's and
can be expressed as follows:
VFS
Vo(max) = VFS - d V0 = VFS - -,;-
2
2N -1
Vo(max) = VFS • (~).
(2.2)
In addition, it can be noted that if the MSB is the only bit activated in the digital input word, this
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1defines the mid-scale output value, Vo(mid-scale) = V FS • 2" . The nominal full-scale output voltage is
defined as V o(/s) = 2 V o(mid-scale) = 2N avo and is greater than V o(max) by an amount equal to
As an example, a 3 bit digital-ta-analog transfer characteristic is depicted in Figure 5. The
maximum analog output is ~ V FS, and IiV 0 is shown to be ~ V FS' Note that a line graph has been
presented to accentuate the fact that each unique digital input word gives rise to a discrete analog value
at the output. In this manner, the analog output of a DAC is not a smooth continuous signal, but rather
a "stair-step" of analog levels which may undergo additional analog signal processing.
1.0 /
/
/
3
Vl- /~ 4
'0 /
.~ ~{/1<::J§. 1
:; 2
Co
:; A/ i I0
on /1.2
'" 1<: /f I-=: 4 /
000 001 010 011 100 101 110 111
Binary Input code
Figure S. Ideal Transfer Characteristic of a 3-bit Digital to Analog Converter
2.2 Principles of Analog.to-Digital Conversion
The fundamentals of analog-to-digital conversion can be expressed in much the same way as
DIA conversion. The analog input voltage VA is quantized or approximated as a binary fraction of a
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full- scale output voltage, VFS' The digital output of an AID converter is of the form:
VA b l b2 bN
D = VFS = 21 + 22 + .... + 2N '
As is-true with D/A converters,
VFS
aVo = 1 LSB = --rr.
2
A diagram of an ideal 3-bit ADC characteristic can be seen in Figure 6. A graph similar to a
bar-chart emphasizes the fact that a discrete digital state is assigned to each analog input range, thus
quantizing the analog input signal. In agreement with the D/A VFS' for a 3-bit example, any analog
input value which is greater than ~ VFS wiII be assigned to a full-scale digital code of III.
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Figure 6. Ideal Transfer Characteristic ofa 3-Bit AID Converter
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2.3 Non-Ideal Converter Characteristics
There are a number of errors which cause converter output characteristics to deviate from the
ideal. These errors for D/A and AID converters are depicted graphically and briefly described below.
2.3.1 DAC Errors
Some of the static, or time-invariant errors which may be present in a D/A converter include
offset error, gain error, non-linearity, and non-monotonicity (due to excessive differential non-
linearity). An offset error is observed as a vertical shift in the D/A transfer characteristic from the ideal,
and is shown in Figure 7. The magnitude of the offset error, aVos, is defined as the analog output
value by which the transfer characteristic fails to cross through QV. Often, this error is expressed as a
percentage of full scale, or in millivolts.
1.0
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2
1
i
<1 Vas
/
/
/
/
/
/
//'....... Ideal
/ ~response
/
/
/
/
/
/
/
/
/
/
/
/
/
Figure 7. DAC Offset Error
Gain error arises when there is an error in scaling within the D/A converter, and is observed as
a single change in the slope of the output characteristic. That is, if gain errors are present, for a 3-bit
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~DAC the analog output for a 111 input code may be observed to be much less than the expected
~ VFS, or ~ VFS may be reached at a lower digital input code than 111. Figure 8 depicts this latter
scenario. Usually, this error is expressed as a percentage of full scale.
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Figure 8. DAC Gain Error
Non-linearity is a general term used for errors which cause the slope of the output characteristic
to change at any number of points within the full scale output range. Non-linearity errors indicate a
non-uniform step size from one digital code to another, and can be categorized into differential non-
linearity and integral non-linearity. Differential non-linearity is a measure of relative step height
between two adjacent analog output values when the digital input is changed by I LSB. Integral non-
linearity is a measure of how far an analog output value deviates from the ideal value. Each of these
errors are expressed in terms of±LSB and are depicted in Figure 9 (a and b).
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Figure 9. Differential and Integral Non-Linearity Error
Figure 10 depicts a situation when the differential non-linearity tenn is sufficiently negative to
cause two different digital input codes to generate the same analog output value. This is a violation of
the basic principle that each unique digital input code would generate a discrete analog output value.
When this error is observed. the D/A converter is deemed to be "non-monotonic" and often renders the
device useless.
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Figure 10. A Non-Monotonic Characteristic
2.3.2 ADC Errors
Analog-to-digital converter errors can be described similarly to those of the D/A converter.
AID errors caused by non-ideal device characteristics and component mismatches cause offset error,
gain error, integral and differential non-linearity errors. A brief description and graphical
representations of each of the errors are shown below.
As seen in Figure II, the code center line is a hypothetica1line connecting the center points of
each of the code transitions. Offset error is defined as the amount by which the actual code center line
misses the origin of the ideal transfer characteristic. That is, if a higher analog input value is needed to
change from a digital output code of 000 to 001 than expected. there is an offset error within the AID
converter.
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Similar to DAC gain error, ADC gain error is defined as a change in the overall slope of the
actual characteristic when compared to the ideal transfer characteristic. A gain error which would cause
a mid-range analog input to be quantized into a less than mid-range digital output code is depicted in
An integral non-linearity error is a measure of curvature of the code center line as compared to
the ideal code center line. It is an indication that each digital code may not represent a voltage range
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equivalent to 1 LSB. Differential non-linearity is a measure of nonunifonn step size between adjacent
codes. If one analog input step change causes a single LSB increment in the digital output code, but
the next analog input step causes the digital output code to increment by greater than 1 LSB; a
o differential non-linearity error has been observed. Figure 13 (a and b) depicts both integral and
differential non-linearity errors in analog to digital converters.
FSl FS4.!.. FS21- FS4
(b) Analog Input_
FS.!.. FS2~ FS4
Analog mput-(a)
111 111
110 110
'"
Cll
"0 "0
0 101 0 101u u
It I Ii100 I 100
>- L ~~ 011 l'O 011c: I c:
aJ cD
010 Lmearlty 010error
Figure 13. Integral and Differential Non-Linearity Error
The differential non-linearity error depicted above is large enough (Le. > 2LSB ) to cause a
missed code situation. That is, there is no analog value which will create the digital output code OIl.
This is a violation of the basic principle that each range of analog input equal to I LSB would generate
a unique digital output code. In many AID converters where this error is observed, it is usually caused
by non-monotonic behavior in an internal D/A converter.
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3. A Comparison oC Three Parallel Threshold Architectures
3.1 The F1ash Converter
As mentioned in Chapter 1, the highest conversion rate of all AID converters is provided by the
flash converter architecture. It requires a large number of components, and thus dissipates considerable
power. Referring back to Figure 3, the flash converter consists of a voltage reference generator, a large
number of comparators, and latching and encoding logic.
The number of comparators in the comparator string divides the input voltage range into
quantization steps. Each of the 2N - 1 comparators is tied to a different reference level. The reference
levels are usually geneI:ated by a resistor divider network. The conversion accuracy is directly
proportional to the accuracy or "tracking" capability of the resistors. The other input of each
comparator is tied to the analog input. All comparators whose reference voltage is below that of the
incoming voltage will switch to a logic I, while all those whose reference voltage is above the input
signal, will remain a logic O. In this manner, the outputs of the comparators can be looked at as a
thermometer code, i.e. a string of zeros and ones of the form 00001111 in contrast to an "event driven"
output of the form 00010000.
For this conversion, the analog input signal needs to be held constant until the comparator
outputs are latched. This limits, and thus determines, the conversion time. However, the propagation
delay through a single flash stage is much shorter than through the iterative process required in the
successive approximation architecture previously described. Flash comparators offer the fastest
conversion speed of all the three parallel architectures, but there are penalties and disadvantages.
Clearly, the final output code is determined by only two comparators, the ones directly above
and below the level of the incoming signal, while the other comparators manifest redundant data.
Considering the large die area utilized, and high power consumption, this redundant data is expensive
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and undesirable. In addition, it is readily seen that there are a large number of comparators directly tied
to the analog input signal giving rise to a large value of input capacitance. For example, to implement a
10 bit flash comparator, there would be 1023 comparators tied to the analog input, which would cause
the input capacitance to be very large. This high input capacitance often requires that the circuit be
driven by a sample-and-hold amplifier. If this additional circuitry is undesirable, then the number of
comparators connected to the input stage must be minimized. [I] In that sense, flash comparators may
be attractive for lower resolution, high speed applications, but become unrealistically large for high
resolution, high speed applications.
Fortunately, there are other architectures which require fewer components, thus reducing power
consumption while providing competitive conversion rates. Two of these architectures are the two-
stage subranging, or sequential flash converter, and the pipeline converter. These subranging
converters make it possible to achieve high speed conversion with moderate circuit complexity,ll3) and
are the focus of this thesis.
3.2 The Sequential Flash Converter
The first type of subranging converter to be discussed is the sequential flash architecture, a
diagram of which is shown in Figure 14. This is an alternative to a pure flash architecture, with a fewer
number of comparators, in which the conversion of the most significant bits is carried out separately
from the conversion of the least significant bits. This converter contains two flash sub-converter stages.
The first stage samples the analog input and converts the most significant bits of information,
representing a coarse conversion. This MSB binary code is then converted back to an analog signal
through the D/A converter. This analog signal is then subtracted from the original input, creating a
residue or error signal. This residue is amplified to a larger scale, and the resultant signal is then
converted in the second stage to provide the least significant bits of information, or fine conversion.
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Note that for any subranging design there will be a small amount of redundant information
required. That is, any time a residual signal is amplified redundant bits are required for digital error
correction. The least significant bit of the coarse conversion should "overlap" the most-significant bit
of the fine conversion to ensure accuracy of the final output value. For a two-step structure, there is
., just one transition point between the coarse and fine comparator stages, for pipeline architectures the
number of redundant bits required will increase. Therefore to realize a 10 bit resolution, it would be
feasible to have a 5 bit first stage, and a 6 bit second stage. Recent work which exemplifies the success
of this design approach include a bipolar, two-stage, 10 bit, 20 MHz converter,u4] which consumes 900
mW of power, and a BiCMOS 10 bit, 30 MHz two-stage architecture, whi~h consumes only 750 mW
of power. [7]
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Figure 14. Two-Stage Subranging or Sequential Flash Converter
Compared to a flash converter two significant reductions have been realized with the sequential
flash architecture..The input capacitance and the power consumption have both been re9uced since
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fewer comparators are required to achieve the same resolution. For example, an 8-bit flash converter
requires 28 - I = 255 comparators, whereas a two-stage subranging converter would require
24 - 1 = 15 comparators for the MSB conversion and 25 - 1 = 31 comparators for the LSB
conversion for a total of 46 comparators. The analog input is only tied to the 31 comparators of the
MSB stage as opposed to being tied to 255 comparators of the flash stage, which significantly reduces
the input capacitance to the converter. There is still a drawback with this architecture however, when
one considers the relative difficulty in increasing the resolution. That is, if an 8 bit converter was
originally implemented, and a 10 bit converter is desired, both of the flash stages would at least double
in comparator count, the D/A and amplifier would also need to be reconfigured, in addition to the
modifications to error correction and encoding circuitry that would have to be implemented.
A two-stage sequential architecture approaches the goal of minimized power, low input
capacitance, and ease of increasing the resolution for future applications. However, the third parallel
threshold converter, the pipeline architecture, offers an even better solution. By carrying this two-stage
concept even further, it is possible to decrease the power consumption, decrease the input capacitance
even more, and to attain higher resolution converters even more easily. The remainder of this thesis
will focus on the pipeline converter and the advantages that it has to offer.
3.3 The Pipeline CODverter
The pipelined architecture is basically an extension of the sequential flash converter. Instead of
dividing the MSB information and the LSB information into two separate stages, an increased number
of stages is implemented in the pipeline architecture, thus dividing the conversion into a number of
information ranges (most-significant, mi~pan, and least-significant bits). The number of stages
implemented is determined by the resolution desired in each stage. The diagram of Figure 15 depicts a
three-stage n bit converter. In operation, each stage initially samples and holds the output from the
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previous stage, or in the case of the first sample-and-hold, the input signal VIN is sampled and held.
The held input is then converted into a low-resolution digital code by a flash sub-converter and back
into an analog signal by a digital-to-analog converter. Finally, the DAC output is subtracted from the
held input, producing a residue that is sent to the next stage for further conversion. In this manner, the
first stage of the pipeline converts the MSB information, the central stage converters the mid-span
information, and the third stage converts the LSB information.
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Figure 15. Three Stage Pipelined Converter
Since the input data only needs to be held long enough for the first residue signal to be held in
the second sample-and-hold amplifier, a high sampling rate can be attained. There are other
advantages to the pipelined architecture in addition to the fast sample rate that this architecture can
achieve. Even though each stage requires a dedicated sample-and-hold amplifier and a digital- to-
analog converter, a power savings as compared to the sequential flash approach can still be realized
with pipelining since the number of comparators required can be minimized by using a higher number
of stages. For example, a 10 bit output can be realized with three 4-bit stages, for a total of 45
comparators as compared to the 94 comparators needed in the two-stage sequential flash configuration.
Also, the ease of increasing the resolution is readily recognizable, when each stage is considered to be
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a "slice". Increasing the number of bits of resolution is simply an exercise in adding stages and
reconfiguring the error-correction and encoding circuitry.
The pipeline architecture has become popular due to the reduced die size and power
consumption needed to achieve competitive video-rate AID converters. A recent CMOS
implementation, using switched-capacitive circuits, has achieved a 10 bit, 20 Msamplelsecond
performance level while only consuming 250 mW of power.[5] It should be noted that this
implementation is the third version of the pipeline architecture circuit configuration which finally
achieves that level of performance and low power consumption. In addition, there has been one
BiCMOS implementation published which also achieves a 10 bit, 20 Msamplelsecond performance
level. Using some current-mode design techniques, the BiCMOS device consumes 1 Watt of power,
and represents the first circuit iteration.[6] With these performance targets being established, the
opportunity exists to investigate possible performance and power consumption improvements by
utilizing modified circuit designs in a BiCMOS process.
The high band-width requirements for the first sample-and-hold circuit is a constant challenge
for any designer, and there are many other challenges presented in the sub-converter stages and error
correction circuitry as well. In this sense, a BiCMOS process, although slightly more expensive to
manufacture, may save many engineering hours by providing increased design options. A BiCMOS
process which offers high gain, low offset, low capacitance, and high fr devices, can contribute
significantly to improvements in circuit performance. A more detailed study of the pipeline approach is
necessary in order to more fully understand the design challenges, which becomes the final focus of
this work.
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4. PipeUne Architecture Overview
For high resolution, high speed applications, a pipelined architecture is attractive. Coupled
with the low component count and BiCMOS implementation, a significant power savings can be
realized without sacrificing performance. A more detailed block diagram of a 3 stage, 10 bit, pipelined
ADC is shown below. Each stage provides 4 bits of information and there are transition points between
stages. Therefore, at least two redundant bits are needed for error correction so that the usable output
will not exceed 10 bits.
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Figure 16. Detailed Block Diagram of IObit, 3 stage Pipelined ADC
Each stage consists of a sample-and-hold amplifier, a transconductance stage, a flash sub-
converter, a digital-ta-analog converter, and a current differencing amplifier (except the final stage
which has no need for the transconductance stage, the DAC or the current differencing amplifier). As
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can be seen in Figure 16, the first sample-and-hold amplifier is shown to have a differential voltage
input, and a single-sided voltage output. The transconductance stage converts this voltage into a
proportional current. The output voltage of the sample-and-hold amplifier is applied to the input of the
4-bit flash sub-converter. The flash output is latched by the error correction circuitry and also serves as
the input to the digital-ta-analog converter. In tum, the DAC converts the data to an analog current
which is then subtracted from the output of the transconductance stage by the current differencing
amplifier. The output voltage of the current differencing amplifier is the first error signal and is applied
to the second stage's sample-and-hold amplifier. This process continues until the third stage converts
the LSB data and the output is latched and encoded, thus completing the conversion.
As mentioned previously, the number of stages is determined by the desired resolution (# of
bits of data) per stage. There are many tradeoffs· to consider when choosing the number of stages in-a
pipelined architecture. First, the sample-and-hold amplifiers and the digital-ta-analog converters are
the limiting factors on the throughput rate of each stage, and they add to the power consumption, so
their numbers should be kept to a minimum. Secondly, the flash converters consume a significant
percentage of the power, so the number of comparators should be minimized as well. A maximum
throughput rate can be achieved when the number of bits per stage is kept low. Conversely, high
linearity is achieved by increasing the stage resolution. As a compromise between throughput and
linearity, it is generally accepted to use 3 to 4 bits of resolution per stage.[lSI The table below shows the
component count and comparator requirements for stages of varying resolution. From this table it is
possible to choose the optimum number of stages in which to implement a 10 bit pipeline analog-to-
digital converter.
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TABLE 1. Table of Componentry Requirements for Varying Stage Resolution
Resolution Per Stage
Qty Required 2-bit 3-bit 4-bit S-bit
SIH 9 5 3 2
Comparators 36 36 48 96
DACs 8 4 2 1
# Redundant Bits 8 4 2 1
# of Stages 9 5 3 2
As can be seen in the table above, 3 to 4 bits seem to be the resolution per stage which
minimizes the number of comparators, sample-and-hold amplifiers, and digital-ta-analog
subconverters. Although the four-bit-per-stage implementation uses twelve more comparators than the
three-bit-per-stage implementation, there are two fewer stages to implement which reduces the required
number of sample-and-hold circuits, digital-ta-analog converters, and the amount of error correction
circuitry called for. For this reason, the circuit solutions of Chapter 5 will offer a 4-bit per stage
approach.
4.0.1 Errors Introduced in Each Pipeline Stage
Each of the building blocks in a pipeline stage contribute to the overall converter error causing
the ADC characteristic to deviate from the ideal. The table below shows the general types of errors that
each block in a stage can contribute,u6) In the amplifier-based circuits of the sample-and-hold and the
comparator, auta-zeroing techniques and digital error correction are efforts which must often be
employed to reduce the offset and non-linearity. In D/A converters, non-linearity due to mismatched
currents, voltages, or charge, must often be trimmed and then the device must be calibrated prior to
operation in order to minimize the non-linearity. If the interstage amplifier, in this case the current
differencing amplifier, exhibits a gain which differs from the desired value for any of the stages, either
excess weight or less than desired weight will be given to that stage (i.e. deviate from the ideal slope,
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curvature, non-linearity).
Depending upon the structure of the interstage amplifier, various auta-zeroing and or trimming
techniques may be implemented to alleviate the non-linearity. There are many authors whose
published work details many of the important issues in both digital and analog error correction which
often playa large role in reaching the target performance level in conversion devices. [17] The reader is
..
encouraged to investigate various sources, as error correction will not be contained within the scope of
this thesis work. The following sections will discuss general design approaches for each of the
building blocks, keeping in mind these general errors.
TABLE 2. Table of Possible Errors Introduced By Each Building Block
Element Error(s) Effects
SIH Offset Offset,Non-linearity
Flash Offset, Non-linearity Offset,Non-linearity
DAC Non-linearity Non-linearity
Interstage Amplifier .Offset, Gain Error Non-linearity
4.1 Building Block Design Approaches
Referring again to Figure 16, the basic building blocks of a pipelined architecture have been
identified as the sample-and-hold amplifier, the flash sub-converter, the digital-ta-analog converter, and
a transconductance and current differencing circuit. A general discussion of possible design approaches
for each of these building blocks is presented in this section, with the intent of identifying which
design approaches lend themselves most effectively to a BiCMOS approach. Sections 4.2 and 4.3 are a
general discussion of error correction and encoding circuitry, and the control and clocking
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requirements of the entire converter.
4.1.1 The Sample-anti-Hold Amplifier
A sample-and-hold amplifier serves to take samples from a continuous signal, in agreement
with sampling theory, and then to hold the signal level for a controlled time interval. During this
"hold" period, further processing, such as analog-to-digital conversion of the sampled wavefonn can
take place. A c(\"~eptual diagram of a simplified sample and hold amplifier is shown in Figure 17. The
analog signal source is shown to have an internal resistance R1 and a supply voltage of V l' During
sample mode, the switch S is closed, and capacitor C is charged to the level of Vl' During the
charging period, called the acquisition time tA' a sample is taken. Once the switch is open, this initiates
the hold period, tH, and the capacitor holds the sampled value. Any leakage currents degrade the
capacitor's ability to hold the sampled value so a high impedance buffer is used to avoid loading the
hold capacitor. Often, a second amplifier is added at the input of the sample-and- hold circuit so that
the capacitor C charges without directly loading the signal source.
s
Figure 17. A Sample-and-Hold Conceptual Diagram
Ideally, the sampling period Ts is the sum of tA and tHo This assumes that there are abrupt
transitions from the sample to the hold mode, and back to sample mode again. To satisfy the Nyquist
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sampling criteria, Ts < ~ B, where B is the bandwidth of the analog input signal. In addition, to
maintain accuracy up to n bits of resolution within the analog-ta-digital converter, the sample-and-hold
amplifier must possess a first-order low pass response such that the 3-dB bandwidth does not decrease
the amplitude of the input signal at its maximum input frequency, B. To maintain n bit accuracy, the
3-dB bandwidth should satisfy the following:[l8)
where
a =1-2-(n+I).
(4.1)
(4.la)
The high bandwidth demands required to maintain accuracy make sample-and-hold circuit
design one of the most difficult challenges that an ADC designer may face. One important note to
make when considering pipeline architectures is that the sample-and-hold amplifier which interfaces
with the first MSB stage must meet the most stringent accuracy requirements. Once the first residue
signal is generated, the second sample-and-hold requirements are somewhat relaxed since this signal
represents a lower resolution signal (reduced n).
Like any other amplifier circuit, a parameter in addition to the 3-dB bandwidth which deserves
attention is slew rate, a measure of how quickly the output voltage, VOUT' can change with respect to
time. For purely bipolar amplifier stages, once the current value leis chosen, the transconductance
terms are fixed. Slew rate is often expressed in terms of Ie and transconductance in the following
manner: [II]
dVOUl IeSlewRale = (--)max = -
dt C1
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where the compensation capacitor, CI' at a desired crossover frequencyII, can be expressed as
Ie
and Gm = V
r
.
Therefore,
In order to improve slew rate for a chosen Ie, the only choices are to increase CJ) I which is not always
possible, or to decrease the transconductance term Gm' In bipolar amplifiers this would require emitter
degeneration resistors which may not be desirable since it increases the potential for a higher input
offset voltage due to resistor mismatches.
Taking advantage of the CMOS capabilities in a BiCMOS process at this point gives the
designer more flexibility, enabling better control of the transconductance term. The transconductance
of a CMOS amplifier is determined by both biasing and by geometry considerations and can be
expressed [191
10SR=-C I '
21tfl IoSR = --w------
KIT' (Vgs-Vth )
Therefore, by manipulating Vgs biasing and the ~ ratios, it is possible to achieve higher slew rate
performance compared to a bipolar amplifier at a selected crossover frequency and current level.
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Of course, there are elements which prevent a sample-and-hold circuit from behaving ideally.
The maximum frequency determined by the sampling period Ts will never be reached since there is a
certain delay between the sample control pulse being asserted and when the switch actually closes, in
addition to settling time which must occur on the transition to the hold mode. The acquisition time is
influenced by the "on" resistance of the switch, adding to the RC time delay needed to charge the hold
capacitor. In addition, there are some leakage currents to contend with which can cause the output
voltage to droop while in the hold mode. Although a very high off resistance is assumed for the switch,
there is a capacitance, Cs, associated with it causing the isolation to be imperfect. This switch
capacitance is able to inject charge to the hold capacitor causing a hold step or "pedestal", the
magnitude of which is dependent upon both the input signal, and the type of switch used. The switch
configurations most commonly used are either PET pass transistors or diode bridges, and will be
discussed in the next chapter. This hold step causes a change in gain and a dc offset at the output in
any sample-and-hold circuit and should be minimized.
There are three general approaches for sa;Uple-and-hold amplifier designs, each of which has
advantages or disadvantages with respect to speed of operation, hold step, and overall accuracy. There
are open-loop, and closed-loop non-inverting or inverting approaches. A summary of the general
design approach, performance advantages or disadvantages, and recent design work will be shared
below.
Shown in Figure 18, a two-stage open loop sample-and-hold circuit contains two amplifier
stages, AI and A2, control logic and the hold capacitor. AI serves to buffer the input and provides
current drive to charge the hold capacitor quickly. The control gate, CI, opens the switch to initiate the
hold mode, or closes the switch for sampling. The acquisition time, as previously mentioned, is
determined by the "on" resistance of the switch, the output resistance of the Al amplifier, and the
magnitude of the hold capacitor, creating an RC time constant during the sample mode. An open loop
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architecture is one in which the hold capacitor is not enclosed in either amplifier feedback loop. Since
the capacitor is not inside a feedback loop, there is little sample-ta-hold transient disturbance at the
output. and A2 is able to offer the fastest settling time of the three approaches. The only disadvantage
identified with this approach is that some dc accuracy is sacrificed due to errors in Al and A2 from the
lack ofclosed-loop feedback.[20J
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Figure 18. Two-stage Open Loop Sample and Hold Approach
A few high performance open-loop sample-and-hold devices available today are Comlinear's
CLC940, Datel's SHM-361, and TRW LSI Products' THC4940.[21J The CLC940 which boasts 10 bit
accuracy, 18ns acquisition time for a 2v input step to 0.1 %, a 140 MHz input bandwidth capability, and
44OV/IJ.SeC slew rate. The SHM-36l offers 12ns acquisition time for a 2V input step to 0.15%, and the
THC4940 achieves 12ns acquisitionJor a 2v input step to I% with a 150 MHz small signal bandwidth.
It should be noted that many of the high performance sample-and-hold devices are hybrids i.e.
composed of more than one die packaged together. Manufacturers are beginning to offer single-die
sample-and-hold amplifiers as well as conversion products with the sample-and-hold amplifier resident
on-chip. Some of these devices are designed in either a pure CMOS or pure bipolar process, but many
are more easily implemented with a BiCMOS process. The recent work of four different groups have
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demonstrated that it is preferable to incorporate the sample-and-hold amplifier on the same die as the
ADC;in order to dynamically characterize the pair. [5,6,7,14].
In addition, there is work ongoing which is focusing on reducing the hold step in open loop
architectures which seems promising. For example, one author's work offers an acquisition time of
150ns for a IOv input step to within 0.01%, with a hold step of ±5mV [22] A second example cites
precision of 8 bits with an acquisition time of 5ns for a IV input step, also exhibiting a hold step of <
2mV and is integrated in a IJlm CMOS process.[23] With advances in accuracy, reduction of hold step,
and more fully integrated designs, the improvements in sample-and-hold amplifiers directly improve
the speed and accuracy capability of the ADC with which it is paired.
An improvement to sample-and-hold accuracy is realized by utilizing a closed-loop
architecture, either non-inverting or inverting in structure, but at a cost of increased settling time. The
non-inverting, two stage, closed-loop sample-and-hold diagram of Figure 19 shows the hold capacitor
contained within a feedback loop. During sampling, S1 is closed and CHOW is charged until Vour is
equal to VIN• In hold mode, Sl is opened, and the CHOW is disconnected from At. The voltage on
CHOW is held at the buffered Vour. The diodes at the output of Al serve to keep that amplifier from
saturating to either power supply rail when the switch is open. The resistor R isolates Al from A2 and
provides the feedback path.
The advantage of this approach is the improved accuracy provided by the high open loop gain
of Al and the presence of closed-loop feedback. Acquisition time is fairly fast, and is determined by
the value of the hold capacitor, the charging current available from AI, and the speed capability of Al
and A2. The primary disadvantage of the non-inverting closed-loop approach is the fact that since
there is closed-loop feedback, this architecture is prone to transients and ringing when the switch is
opened or closed, which significantly increases settling time and adversely affects the maximum
frequency of operation.
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Figure 19. Closed-loop Non-Inverting SIH Configuration
The third approach is an inverting closed loop SIH architecture. As shown in Figure 20, this
configuration features a current booster, and two DMOS switches in addition to the amplifier. During
sample mode, this amplifier is configured as an inverting unity-gain amplifier. Low acquisition times
are realized because the current booster provides high charging current. It should be noted that since
the hold capacitor does not have the input voltage directly applied across it, this architecture exhibits a
fixed hold step rather than an input-dependent hold step. Unfortunately, this structure, like the non-
inverting approach, suffers from an increased settling time requirement due to switching transients.
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Figure 20. Inverting Closed Loop SIH with DMOS Switches
Present device offerings of fast acquisition closed loop sample and hold devices are shown in
the table below.
TABLE 3. Closed Loop Sample and Hold Device Performance
Manufacturer Device Acq. Time VIN Step, accuracy Resolution
Datel SHM·30 50008 10V,0.01% 12 bit
ILC Data Devices TH·OS203 200ns " "
Teledyne 4867 lOOns " "
Vanguard Semiconductor VNI02S 25ns IV, 0.1 % 10 bit
Sony CXAloo8l9 l2l20ns 1.2V,0.2%-, 9 bit
In order to meet the general video requirement of 20 Msampleslsec for 8 to 10 bit accuracy, a sample-
and-hold amplifier must exhibit acquisition times much less than 50nS. As such, the open-loop
architecture is the preferred architecture. For applications which require slower sampling rates, but
higher resolution accuracies, the closed loop architectures are ideal.
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4.1.2 The Flash Converter Using High Speed Compara/ors
As described in Chapters 1 and 2, and depicted in Figure 3, a flash converter of N bit resolution
consists of 2N - 1 comparators, and a resistor divider network. The magnitude of the analog input,
when compared to the precisely spaced reference voltage levels, determines the number of comparators
which output a logic high level. Since the flash sub-converter is the core of any parallel threshold
analog-to-digital converter design, the comparator design itself becomes an important factor in
detennining overall converter accuracy.
Comparators are most commonly designed with high gain differential amplifiers, and use a
single-sided output. The two primary goals of a comparator design are high gain and fast response. As
such, these amplifiers can be viewed as switching devices rather than linear amplifiers since they are
often overdriven to achieve minimum propagation delays. High gain is desired to obtain a high level
of resolution. Clearly, a very small input voltage difference should be enough to drive the output to its
appropriate logic state. Accuracy of a comparator is further determined by input offset voltage, which
can severely impact the linearity of an AID converter.
Unlike operational amplifiers, comparators function in an open-loop configuration, and have no
frequency compensation, again, to achieve the fastest response time. In addition, positive feedback is
often implemented to increase gain and cause more definitive switching. The small amount of
hysteresis that this produces in the converter's characteristic is a benefit as well, preventing oscillatory
behavior if the input signal is slowly varying at or near a reference level. Two recent CMOS
comparator implementations take advantage of this regenerative feedback to charge parasitic
capacitance in the output stage as the output is latched.[5,24] Bipolar and BiCMOS comparator
implementations also benefit from regenerative feedback in the amplifier itself, which will be
demonstrated in Chapter 5.
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(4.2)
There are four criteria by which a comparator design is judged: resolving capability, input
offset voltage, Vos, propagation delay, and input common mode range. The resolving capability of a
comparator is a measure of how closely the analog input voltage can approach the comparator's
reference voltage level and have the comparator respond. It is critical for a comparator to possess a
high resolving capability in high resolution applications where the difference in the adjacent reference
levels can become very small. The value of a comparator's resolving capability (in mY) is inversely
proportional to gain. An expression for resolving capability, liV, in terms of output voltage swing and
comparator gain can be stated in the following manner:
VOH - VOLliV= ---..;..
A"
Since high gain is desirable, a bipolar differential pair offers an advantage. For example, if the input
voltage range of a 4 bit flash stage is 2v, each of the 15 comparators has the responsibility of
converting a 125mV input voltage range. If the output voltage swing is 5 volts, a comparator gain in
the 400 to 4000 range would be desired to achieve a resolving capability of between 12.5mV to
1.25mV.
Recalling that comparator input offset voltage causes non-linearity errors and possible missed
codes in ADC characteristics, this parameter deserves close attention during design and layout of a
comparator circuit. Input offset voltage for a comparator is due predominantly to device mismatches in
the differential pair. A typical Vos level for a CMOS differential pair is 5 to 15mV, [16] with the lower
values being achieved with common centroid layout techniques and large device areas. A bipolar
differential pair approach has an advantage since a typical Vos for a bipolar device is between I mV to
3 mV without having to use excessively large devices.[19] A brief review of device offset voltage in a
differential pair is helpful at this point to understand the bipolar preference. If we consider a bipolar
differential pair with resistive load at the collectors, an expression for offset voltage can be stated as
such:
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kT 6.R ME 6.QB
VOS =-[-- - -- - --]
q R 'A E QB
where AE is the emitter area, and QB is the base Gummel number. 6. represents the magnitude of the
mismatch between the differential pair amplifiers for these terms. For an equivalent comparison, an
expression for offset voltage for a resistively loaded MOS differential pair is of the form:
6.( W)
L
W ].
L
Process and photolithography variations give rise to the mismatch terms within the brackets in each
kT
equation above, and are assumed to be comparable in magnitude. Knowing that at room
q
temperature is approximately 25mV, and the MOS multiplier term (VgJ ; V'h) is on the order of
500mV, the bipolar pair exhibits an offset voltage one order of magnitude lower than the MOS pair. In
addition, the MOS pair has an additional threshold voltage mismatch term which the bipolar pair does
not possess, increasing the bipolar pair's advantage.
The propagation delay of a comparator is dependent upon gain, capacitance within the circuit,
and especially load capacitance at the output. Once again, small geometry, high gain bipolar
transistors provide the comparator a speed advantage. Minimizing capacitance is a concern with layout
of the individual comparators as well as the overall flash stage.
4.1.3 The Three Primary Approaches to Digital-to-Analog Converter Design
There are three basic design approaches to DACs; current scaling, voltage scaling, and charge
scaling. Due to the relative ease of creating well matched current sources, bipolar technologies lend
themselves predominantly to current scaling circuits. MOS devices transfer charge more easily, lending
themselves to voltage and charge scaling circuit techniques. In general, current switching is preferred
over voltage switching because it offers speed advantages. Due to parasitic capacitances associated
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with the network nodes, abrupt voltage changes cause undesired voltage transients which must settle.
During current switching, node voltages remain relatively constant therefore minimizing switching
transients and thus, settling time. [11,25,26]
First, the basic current scaling approach is shown in Figure 21. The first current, I) flowing
through resistor R, is controlled by b 1 which is the MSB of the digital input word. Subsequent active
bits control binary weighted currents which are summed to create the total current flow to the inverting
node of the buffer amplifier. That is, Vref is converted to binary weighted currents proportional to the
number of closed switches in accordance with the following equation:
'--------.... - - - - .......- .....-l
R
RI} = "2
\"',
-1--
Figure 21. Current Scaling Approach to DAC Design
Note that the networks shown above require a large number of scaled component sizes which is a
significant drawback for DACs greater than 4 to 6 bits. Resistors must range in value from R to
2(n-l) R, which may require trimming to accurate matching, and switch emitter areas (if bipolar) must
be scaled to have equal current densities for VBE matching, therefore requiring transistor sizes of 1x,
2x, ...., 2(n-l) x which may be impractical from a device library standpoint. In addition, the transient
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response and settling time for this configuration varies depending upon the active code since there are
unequal currents flowing in different areas of the circuit. This can also give rise to thermal gradients
which can cause local mismatches. An improvement for resistor values is realized by using an R12R
ladder as shown in Figure 22.
Vee R R
Figure 22. R/2R Ladder with Current Scaling
This approach requires twice as many resistors, but only demands a ratio of 2 to 1 in value.
Binary division of currents is achieved by successive partitioning (or attenuation) of current between
the series (R) and the shunt (2R) branches. The one drawback with the approach shown above is since
many floating nodes exhibit large impedance paths to ground, they are sensitive to parasitic
capacitance, so charging and discharging these nodes reduces the speed performance of the overall
circuit. In addition, emitter scaling is still necessary for VBE matching, which may still be a deterrent
for resolutions greater than 4 to 6 bits.
An additional improvement, which is very attractive for high bit count DACs, is to employ
current sources which have equal emitter areas. Again, the current is attenuated by the Rl2R ladder,
and the current output is a summation of the binary-selected currents. The equal-value current sources
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are created with npn transistors and emitter resistors. The emitter resistors are assigned large enough
values to keep VBE mismatches to a low percentage so that the currents are closely matched. This
configuration, since there are few ratioed components, make the implementation of a digital-ta-analog
converter of greater than 6 bits of resolution relatively easy to implement. This approach, shown in
Figure 23, is inherently faster than the binary weighted current scaling previously discussed due to the
higher current operation. The current output described by the following equation depicts the current
attenuation through the resistor ladder.
Figure 23. R12R Ladder with Equal Emitter Current Sources
The second approach to DAC design is a voltage scaling one. Voltage scaling is achieved by
establishing a resistor string between Vrei and ground, setting the voltage drop across each resistor to
be equal to I .LSB. A switch network is then extended from this resistor string as shown in Figure 24.
By selectively closing switches, the output voltage represents the summation of LSB "taps". This
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architecture is particularly suited for MOS devices due to the quality analog switches, and low
operating current. This approach is described as "fully decoded" [1] since all voltage levels are
immediately available for summing. The voltage scaling structure is inherently monotonic since there
are 2N resistors creating discrete voltage levels. Differential non-linearity still exists due to any
adjacent resistor mismatches which cause the resistor voltage drops to deviate from I LSB. A
disadvantage of this approach is that it requires a large number of components, namely, 2N resistors,
approximately 2N+ 1 MOS switches, and 2N logic lines for switch control.
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Figure 24. Voltage Scaling DAC Approach
Charge scaling is a similar approach to the current scaling approach in that a capacitive
attenuator is constructed rather than a resistive one. A charge scaling network serves to divide a total
charge applied to a capacitor array, and selectively sum the charges. This array requires accurate
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capacitance ratios and minimization of bottom-plate parasitics. Similar to the current scaling approach,
the large range of ratioed capacitors is a deterrent to high resolution converters. The possibility exists
to create a C/2C ladder, similar to the Rl2R ladder approach, but this causes floating capacitors which
significantly increases the sensitivity to bottom-plate parasitics. A general diagram of the ratioed
capacitor array is shown in Figure 25. It can be readily seen that there is a termination capacitor at the
end of the array whose value is equal to 2:"1 ' so that the entire array capacitance, C TOT is equal to
2C. Therefore, the equation below describes the distribution of the charge
b 2 C b3 C bNC
VrefC eq = V ref ' (b l C + -2- + """'2'2 + .... 2N - 1 ) = CTOTVOUT'
By factoring out a value of 2C, this can be reduced to
Figure 25. Charge Scaling DAC Approach
For anyone of the three approaches to DAC design. accuracy, matching, and tracking of
resistors and/or capacitors determine the accuracy and resolution, of the D/A converter. In addition,
settling time and glitch energy are important parameters to be addressed. Settling time is considered to
be the time that it takes the output to settle to ± ~ LSB when a worst-case step input from all ones to
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all zeros (or vice-versa) is applied. For the designs which have an lour available, a single load resistor
at the output, and a known equivalent capacitance for the scaling network, CNEr' a single time constant
can be considered:
so that the output voltage can be described
-t
Vour(t) = V(nuu) . (l - e t ).
To obtain the ± ~ LSB settling time, we will set
voUT(t)lt=Tsettle = V(max)-~ VOl.sS •
Recalling from equation 2.2 that the definition of V(max) = VFS - Vo~s' we can rewrite the equation
for the output voltage to be
331
VFS - "2 VOLSO = VFS • (l - "2 . 2N )
-t
=V(nuu) . (I - e t )
t
= VFS • (l - -) . (1 - e t ).
2N
Solving for t = Tstn/~,
Tstltl~ = tIn· (2 . (2N - I»=(N + I) . tIn 2 = 0.693 . (N + I) . t.
Clearly, keeping the settling time to a minimum for a high resolution digital to analog converter
depends upon the load resistance and the capacitance of the scaling structure.[12]
Glitches, or output spikes caused by skew within the digital-ta-analog converter occur during
digital input transitions. The worst glitches occur at the major transitions, at half scale when the MSB
changes, and at ~ scale, ~ scale when the next most-significant bit changes and so on. These spurious
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errors in the output can cause significant transient and settling problems within a D/A converter. For
this reason, glitch energy, or the glitch charge contained within an output glitch should be minimized.
The glitch impulse is the net area under a voltage versus time curve and is expressed in picovolt-
seconds, and can be computed by subtracting any negative area from the positive area of an output
spike. Settling time and glitch energy will be looked at more closely in Chapter 5.
4.1.4 The Transconductance Stage and Current Differencing Amplifier
The pipeline design under study is in need of a current and voltage at the output of the first
sample-and-hold amplifier, the voltage for the flash sub-converter, and the current to produce the
residue or error signal. The transconductance stage and current differencing amplifier offered here are
based on scaled current mirrors and matched resistors. Figure 26 depicts the general operation. The
sample-and-hold circuit would have an additional output stage whose current level is proportional to
the voltage output This current, SIHCURRENT, is mirrored through a p-channel mirror made up of
MI and M2. A scaled resistor, R, recreates the sample-and-hold voltage to serve as the input to the
first flash sub-converter. In addition, the p-channel MOSFET, M3, mirrors the sample-and-hold
current once again. The current source below M3 is the output current of the digital-ta-analog
converter. Since the mirrored current in M3 may not exactly match the current level of the DAC, an
error or residual current. !RESIDUE, is produced. This current in turn is scaled by resistor AR so that
the voltage presented to the input of the second sample-and-hold amplifier is proportional to the output
level of the first sample-and-hold amplifier.
Since the transconductance stage and the current differencing amplifier perform the closure of
each stage, their accuracy and tracking ability is critical to the success of the overaIl analog-.to-digital
converter. By serving as such an important interface between current-mode circuit portions and
voltage-mode sections, it also introduces another possible source of error. Current mode circuits are
often used in bipolar and BiCMOS applications since such circuits are less susceptible to parasitic
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capacitances, and therefore switch quickly. The conceptual diagram of Figure 26 indicates the
important role of loop closure in each stage, but the details of this design are not encompassed in this
work.
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Figure 26. Current Differencing Amplifier
4.2 Digital Error Correction and Encoding Requirements
As previously mentioned, there are redundant bits at the transition from one stage to the next
It is the digital error correction circuitry that combines this redundant data into a meaningful binary
output word. The output word may be encoded further if a specific output code is required. Many
common output codes include binary-coded decimal, Gray code, Quasi-Gray code, and many
complementary codes as well.[l] The encoding logic as well as the digital error correction logic are
most efficiently implemented in CMOS logic to minimize power.
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4.3 Clocks and Control Requirements
In addition to the circuitry which implements the core of the analog-ta-digital converter and the
error correction and encoding logic, there are important control and clocking signals to consider as
well. Non-overlapping clock signals must be available to control the sample-and-hold amplifiers. It is
imperative for example, for the second sample-and-hold amplifier, which is assumed to be in sample-
mode, to switch to the hold mode before the previous sample-and-hold amplifier can resume sampling
otherwise signal data may be lost. In addition, the comparator outputs of the flash suh-converter must
be latched concurrently for correct data capture. Finally, there are clock requirements for the error
correction and encoding logic which must be correlated in time to a completed conversion.
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s. Specific BiCMOS Circuit Design Studies
Originally, BiCMOS was viewed as a "niche" technology to improve the drive capability of
CMOS logic cores by adding bipolar drivers. In this sense, the first applications for BiCMOS were in
digital design arenas. It quickly became apparent that there were a number of areas in circuit design
which would benefit from a BiCMOS design solution to speed up "bottlenecks" in many applications.
The technology driver has been to apply l3iCMOS design techniques to achieve faster static RAMS,
followed by standard logic, and CPUs. [27J As a result, gate arrays, standard cell designs, PLOs and
other "glue logic" devices have needed to keep pace as well. Embedded ROM and cache memories
also benefit from BiCMOS design enhancements. [28J In addition, it has been demonstrated that
BiCMOS is ideal for mixed-signal designs, enabling the designer to keep the analog benefits of bipolar
devices (precision, low noise, high speed, high gain) and add the digital superiority of CMOS
technology (high packing density, low power) on a single chip. [1,28]. With this "system on a chip"
focus, BiCMOS is making inroads to low voltage applications such as medical products, cellular
telephones, and other battery-operated products. Mass storage, imaging and video applications, disk-
drives and other high-speed data interface arenas are also enhanced by BiCMOS processes.
As with any new technology or innovation, designers, in general, lack familiarity and
experience. In addition, design and simulation tools also lag somewhat in time and may be unfamiliar
to the designer. As a result, there is an opportunity for learning and experimenting. Taking advantage
of this opportunity, the design tradeoffs when working with both CMOS and bipolar technologies in
both digital and analog areas should be investigated. First, a discussion of general BiCMOS design
considerations followed by process characteristics will be presented to familiarize the reader with
tradeoffs that occur during design implementation.
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5.1 BiCMOS Design ComideratioDS
A few simple circuit structures will exemplify some of the tradeoffs encountered during the
design phase when using a BiCMOS technology. First, a common emitter BIT and common source
MOS amplifier with an ideal current source load will be considered. In Figure 27, a small signal model
of an npn transistor is shown. From this model, assuming r=x and r 11 are negligible, a statement for
intrinsic or open circuit gain can be stated as follows:
where
q1c
gm =--kT
and
rp'
C7T
o---FVVV-_---4~ ....H--_+_-___.--......- ......... ._..JVvv-~ CB
E
Figure 27. A Common Emitter Amplifier Small-Signal Model
Since rIt» rb' we can approximate intrinsic gain to be:
qVA
A0 = .... gmr0 =.... kT'
The gain of this configuration depends only on Early voltage, and temperature. Furthermore, intrinsic
gain is independent of collector current, or transistor geometry. The frequency response can be studied
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by comparing cut-off frequencies, or the frequency at which the current gain of this configuration drops
to one. The cut-off frequency, namely fr of this device, assuming it is operated in a mid-scale range
(not in high injection, nor low current where parasitics dominate), is detennined by the base diffusion
capacitance, and is approximated as the inverse of the base transit time: [19]
1 Dn
IT = 21t'tB = 1tWB
2
where Dn is the electron diffusion constant and WB is the base width. So, for a given base width, the
frequency response of this bipolar configuration is independent of device size.
A similar intrinsic gain can be stated for the common source configuration whose small signal
model is shown in Figure 28. Again
Here,
2J.Ln Cox WID 1/2
8m = ( L )
where
and
1
ro=~'
n 0
Therefore, intrinsic gain can be stated
1 2J.Ln Cox W 1/2Ao = - - . ( ) .A.n U D
It is evident that the intrinsic gain of an MOS transistor is dependent upon a number of parameters,
including process parameters, device geometry, and drain current. Note that as channel length
increases, causing A.n to increase, and drain current decreases, a higher gain may be achieved.
Unfortunately, if higher gain causes an decrease in 8 m' the cutoff frequency is reduced, degrading the
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frequency response of this configuration. That is, the IT of a MOS device, assuming gate-ta-source
capacitance in saturation dominates, will decrease if gm is lowered.
Cgd
G O---v-----v---1!t-~--~--_9'"--_Q_---O0
+
s
Cgb B
Figure 28. A Common Source Amplifier Small-Signal Model
The cutoff frequencY,fr of a CMOS device can be stated as
gmfr =---21tCas
where
2
Cas = 3" WLCcu '
Therefore,fr may be restated as
_ 3 J.LniD 112
fr - "2 1tL . (2WLC ) .
cu
Unlike the npn transistor, the MOS device's frequency response is dependent upon drain current and
device geometry for a given COX' To attain a high value offr, it is desirable to have small geometry
(small WL product), large drain current, and thick gate oxide, which is in direct conflict with the high
gain requirements described previously. Since bipolar transistors have a constant intrinsic gain for a
given Early voltage, and a constant fr for a given base width, bipolar transistors possess a better
potential for high performance analog circuits where both high gain and high speed are required.
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The second basic structure to be considered is the current mirror. Current mirrors are
commonly used as active loads, or in biasing circuits. Output resistance is one of the most important
characteristics of a current mirror, since a high output resistance is required for the current mirror to
behave as a current source.
Figure 29. A Bipolar Current Mirror
For a bipolar current mirror, as shown in Figure 29, the output resistance is simply the roof Q2 which
can be stated:
VA
r =-
o 1
0
'
Often, current mirrors are configured to have unequal, or scaled currents, and are commonly referred to
as Widlar current mirrors. For a bipolar configuration, this is accomplished with emitter area scaling·
and the addition of a resistor below the emitter of Q2, shown in Figure 30. Here, a difference in VBE
values and the presence of the emitter resistor will cause
where
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R,
t 1c2= 'OUT
+
\
VOUT)
Figure .30. Bipolar Current Mirror with Scaled Currents
Similarly, the output resistance for a simple MaS current mirror depicted in Figure 31. can be
stated as:
I
Ro= -
AlO
Figure 31. An MaS Current Mirror
Current scaling is somewhat easier using MaS devices, since scaling the geometries of M I and M 2 is
all that is required to achieve ratioed currents in agreement with the following:
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W(_2)
lorn L2
I IN = ---w;-.
(t;)
Comparing the two types of current mirrors, a bipolar current mirror configuration will have a higher
output resistance if its Early voltage is higher than -[-.
n
The third basic circuit to be compared is the widely used differential amplifier. In Chapter 4,
slew rate of a bipolar stage was briefly compared to that of a CMOSs~rate importance in
sample-and-hold amplifiers was also discussed. It is interesting to compare gain and output resistance
of these amplifier configurations as well. Shown in Figure 32, is a bipolar emitter-coupled pair with
active loads. The small-signal model for this configuration is shown in Figure 33. As a general review,
we are familiar with a differential input, single-sided output gain statement;
Av = GmRom
where Rom is r02 11 r04' This can also be restated as
GmAv =----G02 + G04 •
I I
Recalling that GM = .-£., and Go = VC ,this gain statement can be simplified to:
VT A
A v = -----VT VT '
--+--
VAN YAP
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(5.1)
---.--------r- Vee
Figure 32. Bipolar Emitter-Coupled Amplifier
In addition, input and output resistances of this gain stage can be stated as follows;
and
I
where it is assumed Ie = ~.
+
(02
+
Figure 33. Bipolar Differential Amplifier Small-Signal Model
As an example, assume PF = 100, lEE = 75J.1A, and VAN = lOO,VAP =50. A bipolar
5-8
amplifier with these conditions would exhibit gain, input and output resistance as shown below:
A - = 1 = 1282y - 26mV 26mV 7.8 X 10-4
100+50 \
5 X 103
ROUT = 37.5J.1A . 150 = 888kO
R = 2(100)26mV = 13867 X 103 0INd 37.5J.1A . .
For a similar review of a MOSFET source-coupled amplifier, Figure 34 shows the basic
amplifier configuration, and Figure 35 is the small-signal model. Since input current to the gates ofM]
and M2 is virtually zero, input resistance is considered to be infinite. The gain and output resistance
equations are of the same form as those for a bipolar amplifier, and are briefly reviewed below;
Voo
lOUT
- VOUT
Figure 34. MOSFET Source-Coupled Amplifier
GmA y =----G04 + G 02 •
In this case, G04 = Gds4 and G02 = Gds2. Therefore the gain statement can be rewritten
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(_K_n _Is_s _W_1 )112
2 2 L 1
A v =------Iss(An + Ap ) • T
which simplifies to
,----,-------r---..-----o
+
1
gm4
'out:
+
(5.2)
Figure 35. MOSFET Differential Amplifier Small-Signal Model
In addition, output resistance can be stated as
2
ROUT = ~---:---­(An + Ap ) • Iss'
For a 75JlA amplifier, similar to the bipolar example previously discussed, the characteristics of
the CMOS amplifier at the same current level would be
and
A y =
A y =
I 63.4 2 75 III
(O.03)(37.5JlA) . (-2- JlA1V . TIlA . 4.83)
7.577 X IO-s
1.125 X 10-6 = 67.35
ROUT = 2 = 888.89 X 1030.(O.03)75JlA
By comparing the two examples described above, it is clear that for a given amplifier current,
and comparable Early voltages for both the bipolar and CMOS devices, the bipolar amplifier will
provide higher gain and comparable output resistance.
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5.2 Process Considerations
The simulation models available for this first generation BiCMOS process [29) are preliminary
(subject to change), and represent expected nominal performance at room temperature. The bipolar
devices include an npn with a 14GHzfr, a lateral pnp, an n-channel MOSFET and p-channel MOSFET
(surface channel) with threshold voltages of I0.9v I. Channel length modulation factors are estimated
to be An = 0.01 and Ap =0.02. There are two polysilicon resistor sheets available, an n+ and p type
at < 1000 n .The preliminary design rules allow for a W
L
ratio of up to 4 with a channel length S2J1m.o .
For channel lengths ~3 J1m, there is no present ~ restriction for scaling devices.
High-quality capacitors are essential for many analog and mixed-signal designs. Polysilicon-
to-polysilicon capacitors or polysilicon-ta-n-well capacitors usually offer high accuracy capacitance
values in small areas, compared to metal-ta-metal capacitors. If bottom plate junction leakage current
found in polysilicon-ta-n-well capacitors limit performance, then poly-to-poly capacitors are preferred.
[19). Poly-ta-poly capacitors, like metal-ta-metal capacitors are free of voltage dependence, whereas
poly-ta-n-well (or other MOS gate capacitors) exhibit a voltage dependence. At the present time, no
poly-to-poly capacitors are available, making switched-capacitor circuits very difficult to implement
The sections that follow are individual circuit solutions of the building blocks that were
previously described. These represent one possible solution to designing a lO-bit BiCMOS pipeline
ADC, but there are many other viable solutions. An effort has been made to select circuit solutions
which offer speed and accuracy performance by taking advantage of a BiCMOS process' flexibility.
All simulations were made with AT&T's Advice simulator, the source files for these simulations are
provided in the Appendix. It is assumed that all necessary biasing and reference levels are available.
The performance requirements weigh most heavily on the first stage of the pipeline since it must
maintain 10 bit accuracy. As such, performance will be investigated through the first stage, then ADC
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performance will be discussed in light of the first stage. Conclusions and ideas for improvement will
also be offered.
5.3 Two-Stage, Open-Loop, Sample and Hold Amplifier
There are numerous requirements on the internal amplifier and· the switch configuration of the
sample- and-hold circuit. The requirements on the amplifier, as discussed in Chapter 4, are sampling
rate, bandwidth, and slew rate. For a design to meet a 20 Msamplelsecond sampling rate, 1Q-bit
accuracy, a maximum input frequency of 4.2 MHz, and output slew rate greater than 250~, the
~sec
amplifier within the sample-and-hold circuit would have to satisfy the following ideal conditions. From
equation 4.1, the 3dB frequency for n =10 would have to be:
f3JB = 32B = 4.2 MHz(32) = 134.4 MHz.
Obviously, the unity gain frequency, Ii would be greater than f3JB' so the gain-bandwidth product
(GBW) requirement is greater than 134.4 MHz. To maintain 10 bit accuracy with a 2 volt peak-to-
peak input. I LSB represents =2mV of the input range. Therefore, a target of 0.1 % accuracy is desired,
which calls for an open-loop gain, AOL, to be greater than 1000, or 60 dB. So, at the 3dB frequency,
the gain would be =700 and the GBW3JB would need to be 9.48 X 1010! In reality, these ambitious
requirements are hardly, if ever, met. Error correction techniques are employed and reduced accuracy
(reduced # of effective bits), for varying input frequencies, is often quoted so that a more realistic
amplifier can be used within the sample-and-hold circuit.
The requirements on the switch configuration within a sample-and-hold amplifier focus on
charging current made available to the hold capacitor, thus determining acquisition time, and the ability
to minimize the hold step or injected charge when the switch is opened. A pipeline architecture
meeting the 20 Msamplelsecond rate requires that the input signal be sampled, held, its most significant
bits quantized, the first residue signal be generated and then sampled and held in the second amplifier
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in less than SOnS. In order for this to be possible, the sample-and-hold acquisition time must approach
Sns, and the settling time must be low as well. Presently, open-loop architectures offer the fastest
acquisition and settling time, an example of which will be studied here.
The schematic shown in Figure 36 is an adaptation from work that was presented by A.
Matsuzawa. [7] Knowing that many MOSFET pass transistors have a high "on" resistance, this design
uses a diode switching bridge (Q2-Q5) rather than PETs as its input switch. A diode bridge using four
matched diodes can offer the advantage of a faster acquisition time due to the low dynamic resistance
of the forward biased diodes. [12] The sample-and-hold mode control is provided by the emitter-
coupled amplifier (Q6-Q8) which uses p-channel active loads (M2 and M3). The two-stage operational
amplifier, previously referred to as A2 in section 4.1.1, is comprised of a p-channel source coupled
amplifier (M5,M9,MlO), with n-channel current mirror loads (MIl, M12), and a CMOS class A output
stage (M7 and M8). The capacitors in the circuit. CHOW is the hold capacitor which determines
acquisition-time and droop rate, and Cc which is the compensation capacitor for the amplifier. The
resistors R4 and R5 with the diodes Q9 and QIO provide the feedback to the diode bridge. It is
assumed that the first amplifier, A1 is provided "off-chip", delivering a high quality input signal to the
sample-and hold circuit.
This particular implementation uses a vee supply at +S volts, a VSS supply at -2 Volts, and a
few bias levels. The input voltage range is from +1 volt to +3 volts, and the sample-and-hold control
signals switch from -O.3V to +O.3V levels. There are two modes of operation for the diode bridge, and
the amplifier is always in a closed-loop configuration for stable operation. The operation of the
sample-and-hold circuit can best be understood by examining operation in each of the sample and hold
modes.
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Figure 36. BiCMOS Open-Loop Sample-and-Hold Amplifier Schematic
Assume that the sample-and-hold amplifier has been sampling for a period of time and the
voltage at the hold capacitor is tracking the input voltage. The transition to hold mode is accomplished
by asserting the hold command to the base of Q6, the active load M2 conducts turning on Q6. This
pulls node C to a low level, reverse-biasing Q2 and Q4. At the same time, Q7 is shut off, and M3 stops
conducting, node D rises to a high voltage level, reverse-biasing the diodes Q3 and Q5. With no
current flowing into or out of the diode bridge, the switch is considered to be open. The high
impedance input to the CMOS amplifier sees only the input voltage provided by the hold capacitor and
the amplifier output will hold this value.
Now assume that the next V1N+ to be sampled is a higher value than what is presently being
held. The transition back to sample mode entails asserting the sample command, M3 will conduct, Q7
will conduct, pulling node D to a "low" level. Since there is feedback to node C, the diode bridge may
begin to conduct. Q6 will turn off, but M2 will remain on. That is, M2 is responsible for providing
current to charge the hold capacitor through Q4. COnversely, if the ,next VIN+ had been lower in
magnitude, the excess charge on the CHOW capacitor would create a current to be conducted away
through Q5. An easy way to envision the operation of the diode bridge is to study the distribution of
current by invoking the translinear principle. [30] A diode bridge is depicted in Figure 37 with input
currents / AJB' and / c, with / B being distributed down both sides of the bridge. Assuming that all the
diodes are the same size and well matched, and that the currents are allowed to flow freely (i.e.
sufficient voltage), the translinear principle simply states that the product of the currents flowing in the
clock-wise direction will equal the product of the currents flowing in the counter clock-wise direction.
That is,
Solving for x,
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Is + Ic
x= ------I a + Us + I c ·
Ia+xlb Ic+(l-x)Ib
Figure 37. Diode Bridge Current Distribution
It is clear in this case, that I c should be directed away from the bridge to charge the hold capacitor.
The task of "sizing" the diode bridge is then reduced to choosing a desired charging current for the
hold capacitor, scaling the M2 and M3 active loads, and making sure that the voltage levels are correct
for each of the hold and sample modes at nodes C and D. For example, an input step of 2V and a
O.5pF hold capacitor was chosen. A 4nS acquisition time is desired, so the charging current needed is:
(dV
- I c = I Charge = C dT)
2V
ICharge =O.5pF( 4nS )
ICharge = 2501lA.
Knowing that not all of the current, Is, flows through Q4, a "tree" or amplifier current of 500J.1A for Q8
was chosen so that the npn transistors' 8J.1m2 emitter areas would be operating at 63.5 J.1A2 which isJ.1m
within the linear portion of the VBE curve. The p-channel active loads were then scaled to allow node D
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drop to almost the same level as node E when in the sample mode. Knowing that the p-channel loads
are in saturation,
(5.3)
500IlA = ( ~)1.6 X 10-5 (4 - 0.9)2(1 + (0.02)4)
WL = 3.010.
Simulation results of the diode bridge and the hold capacitor using an ideal voltage controlled
voltage source for A2 are shown in Figure 38. The simulated input voltage range for VTN + is +1V to
+3V, while VIN - is considered to be grounded. In simulation, it was observed that the hold step when
opening the switch, thus the "turn off' time when reverse-biasing the diode bridge, was proportional to
the tum on time of Q6 and Q7. The speed with which the bipolar amplifier can change state will
determine leakage currents in and out of the bridge during the transition from sample to hold mode. At
present, a hold step of <200mV is observed. It is clear that in order to maintain accuracy to ± 1 LSB,
that an improvement of two orders of magnitude is called for, and would most likely require analog
error correction circuitry.
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Figure 38. Diode Bridge Hold Step
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Referring again to Figure 36, it can be recognized that A2 is a two-stage operational amplifier.
Since this design anticipates the usage of p-type substrate wafers, a p-channel amplifier was choSen for
A2 to avoid body effects, and to provide a high slew rate. It can be seen in the first stage of the A2
op-amp M5 acts as the current source supplying / ss to the amplifier, M9 and MIO are the source-
coupled differential amplifier pair, and MIl and MI2 are the high transconductance active loads
configured as a current mirror. Since this is an inverting, differential-input single-sided output stage,
the voltage gain of the amplifier is simply one half of the value of the gain as stated in equation 5.2
A = -1/2 Gm9
v (G ds9 + Gdsll )
Knowing that MIl and Ml2 are matched, M9 and MIO are matched, this can be rewritten:
Kp / SS W9 In
( 4L
9
)
Av = -1/2 /
ss(Ap + An)T
and the output resistance at node OUT can be expressed:
2
rout = = -,---.,..--
Gtb9 + Gdsll (Ap + An)/ss .
As an initial implementation for a CMOS operational amplifier, the aim is to have an open loop
gain greater than 1000, and slew rate greater than 250~. The open-loop gain of the operational
J.l.sec
amplifier can be stated:
where Gm1 andR ol correspond to the differential amplifier, and Gm2 and Ro2 referto the CMOS output
stage. With an initial assumption that the load capacitance on the differential pair output node would
be approximately 0.5 pF, an / ss of 73 J.l.A is called for to attain a 150~ slew rate. Setting / ss to 75
J.ls
J.lA, the p-channel source and amplifier FETs are scaled to have a WIL ratio of 9.566. This causes Gm1
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to be 3.788XlO-5 Siemens, and R01 to be 888.88 kQ. So, the gain of the first stage is
AI = -GmiRol = -3.788,X 1O-5 (888.88kQ) = -33.67.
It was assumed that the second stage would have a minimum capacitance of OApF, and to assure a high
slew rate, a 70 JlA current was chosen. The ~ ratio of the n-channel device M8 was scaled to be 1.83
such that
and
SlewRate = GmZ = 1.275 X 10-4 Siemens :: 320~
CL O.4pF Jlsec
In addition, output resistance and gain for the second stage are then
RoZ = R07 11R 08 ~ I-IDII I-ID = 476kQ
n p
Az = -GzRoz = -1.275 X 10-4Siemens(476kQ) = -60.4.
The open-loop gain of the operational amplifier is then be detennined to be:
A Vol = (-33.67)(-60.4) = 2033 or 66dB.
A compensation capacitor of O.l5pF and a load capacitor of 0.3pF yielded the best results in
simulation, although the unity gain frequency fell short of the desired 134 MHz target. Looking at the
poles of the circuit more closely, an error can be quickly identified. The dominant pole-splitting pole
detennined by Cc, the compensation capacitor, is detennined by
1PI = = 124k radians, f = 19.76 KHz.
Rol CcGmzRoz
This seems to be well within the desired range of a pole, however, the non-dominant pole determined
by the output stage and the load capacitor determine the maximum unity gain frequency. The non-
dominant pole
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3.78~. ~;~-s S. = 2.525 X 108 radians
Pz= ~:z = 1.275 XO~~~;siemens = 4.233 X 108 radians, or 67.37 MHz.
This pole, pz, is obviously limiting the perfonnance since it is not placed at a frequency greater than
134 MHz. A reconsideration of the output stage is necessary in order to attain a higher unity gain
frequency. At present, the unity gain frequency for this configuration is
Gml
COl =2rc/l =-- =Cc
which corresponds to an II of 40.2 MHz. This configuration, although it does not possess the desired
bandwidth, is stable since COl <Pz. Plots of gain and phase are shown in Figure 39 (a and b). A
noticeable improvement to the gain in the second stage would be to implement a bipolar Class A
(common emitter) stage. One improvement to gain in the first stage can be accomplished by changing
the n-channel current mirror to either a cascoded MOS current mirror, or to an npn current mirror. It
would be likely that an npn emitter-follower stage would need to be added so that the bipolar output
stage would not directly load the first amplifier stage.
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Figure 39. Gain and Phase of Sample-and-Hold Amplifier
5-20
O-r--~---==-~---:---~----' - PH(VFOUT)
................~ ~ ~ ~ .. - . -
1E+04 1E+OS 1E+06 1E+07 1E+08 1E+09(b) Frequency
Figure 39. Gain and Phase of Sample-and-Hold Amplifier
-120
·140
·160 : , 1' : '1" .
·180-l-..,..,.."'""rr-'lr"'TTnmj--T....-MrTmjo-.-.,.,.,.,mlj-......,....."mj-T'T"1"ITIIl!
1E+03
·100
~:I<li!
·80 , ; ~ ~ ( .
The acquisition time of this sample-and-hold amplifier agrees fairly closely with the calculated
value. A 0.5 pF hold capacitor and a calculated charging current of 250 J.1A would charge the capacitor
to a 3 volt bias within 4nS. Results of Advice simulation, as shown in Figure 40, show that the
acquisition time is 5.34nS. This indicates that the total capacitance on the node. CNODE' is closer to
0.67pF rather than 0.5pF since the capacitance of the diode bridge and the input transistor of the
amplifier stage contact that circuit node as well as the hold capacitor. Closed-loop propagation delay
of the sample-and-hold amplifier while in sample mode are 14.87 nS for a rising edge change, and
14.58 nS for a falling edge. This is an optimistic propagation delay since simulation files contained
hypothetical parasitic capacitances due to metal routing. Knowing that 50nS is the total time allowed
through the first stage, it appears as though 15 to 20nS should be allotted for the second sample-and-
hold amplifier, leaving at most 30nS to proceed through the flash sub·converter and the digital·to-
analog converter.
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Figure 40. Sample-and-Hold Acquisition Time
5.4 A Four Bit Flash Subconverter Using A Positive Feedback Comparator
The four-bit flash subconverter is implemented using 2(n-1) comparators, 15 comparators and
16 resistors. The comparator design chosen for the 4 bit flash stages is a very simple amplifier
approach. A CMOS comparator example [31] served as the basic amplifier which was modified, and
enhanced with positive feedback in the p-channel loads. As seen in Figure 41, a basic bipolar
differential pair (Q1, Q2) amplifier was used for the core of the comparator. The bipolar amplifier was
chosen for three reasons; high gain, lower input offset, and the desire to avoid body effect (which
would have been the case if n-channel devices had been used). P-channel FETs M3 and M4, serve as
the cross-coupled active loads. The npn transistor Q7 is the current source for the amplifier, and
determines Iss. The output node B of the amplifier serves as the input to scaled CMOS amplifier
stages which provide high drive capability and fast switching response. Note that a 5:1 scaling ratio
has been observed from the first inverter stage to the second which is a general design rule of thumb.
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Figure 41. BiCMOS Comparator with CMOS Inverter Output Stage
This comparator was designed to have an input voltage range of 2 volts with the reference
at mid-range. A two volt input which is basically divided into 16 segments of information by the
resistor string, corresponds to a 125mV input voltage range for each comparator. It was previously
stated that the resolving capability of the comparator should be in the range of 1.25 mV to 12.5mV in
order to respond quickly. Since this comparator uses cross-coupled loads and CMOS inverter output
stages, there are no other bias levels required other than the current source bias to Q7. The output
swing is from Vee to Vss, which in simulation corresponded to +5 volts to -2 volts.
Since this is a BiCMOS circuit, the gain of the differential pair as stated in either equation 5.1
or 5.2 is not sufficient here. Instead, the general gain equation can be stated:
1 Gm2Avdd = - -----2 (G ds4 + G02 ) •
This can be rewritten:
Iss
1 2V,
A Wid =-~------2 A.pIss Iss(-2- + 2V
AN
)
Since Iss can be factored out, this configuration yields an Awid = 254 regardless of the current chosen.
Slew rate is still a concern, so the I ss was chosen to be 100 J.lA. Recalling equation 5.3, the p-channel
active loads are scaled such that:
Kp W 2
looJ.lA =2T(VGS - V,h) .
Assuming that VGS - V,h will be approximately 2 volts, the ~ ratio for M3 and M4 should be 1.56.
Knowing that high gain is critical to a comparator's resolving capability, the gain
contribution of each of the CMOS inverter output stages should be examined. The first stage,
comprised of M8 and M9, was scaled such that M8 was no greater than 5 times the ~ ratio of M4,
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and then M9 was scaled to match the JD ofMS. As s~ch, the gain of each stage can be stated:
and
An = -GmllrolOlill'
2K WI
Recalling Gm =( n
L
D) Ill, and observing in simulation ID9 = 25JlA, and I Dll = 4JlA, the
following values for gain are computed:
A YI = -1.1187 X 10-4Siemens(I.33MO) = -148
and
A Y2 = -8.72 X 10-5 Siemens(8.33MO) = -726.
The overall open-loop gain of the comparator is then
A y = (254)(-148)(-726) = 27 X 106.
If this is truly the case, and we recall that the resolving capability of a comparator in equation
4.2 is determined by the output swing divided by the gain, then the resQlving capability of this
configuration should be well below the 12.5mV range. Of course, any input offset voltage present at
each comparator will greatly affect the accuracy of that particular comparator, but this is difficult to
predict since offset voltage is due to device mismatches. As can be seen in Figure 42 (a and b), this
comparator, when fully loaded with 1 pF of capacitance and with parasitic routing capacitances
considered, attains a rising-edge propagation delay of 5.54nS and a falling-edge delay of 4.67nS.
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Figure 42. Comparator Propagation Delay
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Cross-coupled p-channel loads were used to enhance the speed of response with regenerative
feedback. That is, by cross coupling, it is possible to turn the loads on and off more quickly. Since the
amplifier nodes A and B quickly respond to switching, the Vas of the loads is being modulated more
rapidly than if the loads were biased to a fixed reference. It is interesting to note how the cross-coupled
loads improve the hysteresis of the comparator. Figure 43 (a and b) shows the improvement to
hysteresis as compared to a non-cross-coupled loading approach. The non-cross-coupled comparator
exhibits 650 mV of hysteresis at the midpoint of the output swing, while the cross-coupled
configuration possesses 150 mV of additional hysteresis.
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5.5 R/2R Ladder Digital to Analog Converter
The DAC design shown in Figure 44 is an implementation of the R/2R Ladder with Equal Emitters
which was described in Chapter 4. Since a 15 bit implementation is needed, it is almost impossible to
implement using scaled emitters. As one can see, the input p-channel devices receive their input from
the CMOS inverter output of the comparator. P-channel devices were chosen to avoid body effect.
The Rl2R ladder is scaled to minimize capacitance on the / our n~npn current sources were
chosen for well-matched VBE levels and thus, well-matched current levels. Since the resistors and the
npn transistors are buffered by the p-channel MOSFETS, the parasitics do not negatively impact speed
performance at the / our node.
As a demonstration, a 5-bit example was simulated to investigate linearity, glitch energy and settling
time. It can be seen in the simulation output plots of Figure 45, the current, / our is proportional to the
binary input code. A zero input code corresponds to an output current of 43.75J.1A, and a full-scale
input demands a 46.404J.1A current. Therefore, 1 LSB corresponds to 2.64rA = 82.9nA In order to
2
achieve reasonable linearity, the incremental changes in current must be equal to or within ± ~ LSB of
I LSB change. For example, a code change from 0 to I caused an output current change of 65.4nA
which is within 17.5 nA of I LSB (or within ~ LSB) change in current, therefore maintaining a
reasonable linearity. At the major code transitions, however, non-linear changes in current as well as
spike currents are observed. For example, at the major transition from code 15 to 16, if the glitch is
temporarily ignored and the current level once the signal has settled is studied. a 219 nA step has
occurred when only one of 82.9 nA was desired. This is a change of 2.6 LSB with just I LSB change
in the input word. This non-linearity is large enough to cause a noticeable differential non-linearity at
the output, but the output characteristic does not exhibit non-monotonic behavior since all input code
changes do give rise to a unique output current level.
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Figure 45. Digital-To-Analog Converter Current Output Characteristic
The spike currents, or glitch currents are due to capacitive layout mismatches which cause
mismatches in the relative timing of bits with respect to one another. Using the transition from 15 to
16 for example, there is an instant in time during switching that the ladder is trying to respond to a
full-scale code of 11111. That is, the MSB changes to a high level before all the other bits switch low,
so the output will overshoot toward the maximum output value until the other bits can switch low. A
large effort in DAC layout is made to minimize glitch energy, which is the area under the voltage spike
curves. Figure 46 shows the voltage spike for the transition from 15 to 16. In this particular situation,
the glitch energy, or area under the curve is calculated using triangular approximation. In this case,
there is no doublet, or positive spike followed by a negative spike to cancel charge somewhat, so the
glitch energy is determined by the positive spike. In converter design, 100 pico-volt seconds is a
maximum desired glitch energy, otherwise sample-and-hold amplifiers may need to be added so that
the glitches at the output of the DAC are prevented from disturbing other sections of the AID
converter. For this 5-bit example, glitch energy is
5-31
Glitch energy::: ~ . 0.12914 volts· 9.12 X 10-10 sec::: 58.89 pV-sec.
For a IS-bit converter with all parasitic capacitance values included, this glitch energy may get much
larger, depending upon layout matching and resultant glitches. Settling time to within 1 LSB for this
5-bit demonstration is less than a few nanoseconds for each worst-case transition. Again, for a IS-bit
implementation with higher capacitance values, the settling time will increase.
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Figure 46. Digital-to-Analog Converter Glitch Energy
In summary, an overview of the circuit topologies indicates that a SOnS time allotment is
sufficient for individual stage throughput to meet the 20 Msample/sec perfonnance target. Each stage
entails executing a parallel-threshold 4-bit analog-to-digital conversion, a digital-ta-analog conversion,
current differencing and amplification, and holding the signal in the next sample-and-hold amplifier.
Providing that the current differencing implementation can occur within less than 15nS, the SOnS
allotment is reasonable. Certain problem areas associated with each circuit have been identified. First,
the gain-bandwidth product of the sample-and-hold amplifier can be improved with a BiCMOS
operational amplifier, enabling higher resolution accuracy and higher frequency input signals. Second,
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a sample-and-hold hold step of 2 mV is an aggressive target which may not be attainable by the switch
configuration alone. Analog error correction techniques would most likely need to be employed in
order to alleviate the hold step. Third, the linearity in the digital-to-analog converter will require
careful scaling and layout in order to optimize current attenuation in the R/2R ladder, and g'litch energy
may require filtering or cancellation in some manner.
The core of this analog-to-digital converter, consisting of three sample-and-hold amplifiers,
three flash sub-converters, and two digital-ta-analog converters consumes less than 100mW of power.
Of course, this does not include any analog or digital error correction circuitry, the transconductance
stage or current differencing amplifier, nor does it include output encoding circuitry. The power
consumption does indicate that it is possible to achieve competitive power levels with BiCMOS circuit
approaches.
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6. Conclusions
Although there have been a number of different analog-ta-digital converter architectures in past years,
parallel threshold converters in general appear to be the preferred architecture to satisfying high-speed
and high-resolution applications. Where high-resolution and high-speed requirements exist a full-flash
converter implementation is not necessarily practical due to the high input capacitance, high power
consumption, and large die area. Sequential flash converters have demonstrated potential in alleviating
some of the input capacitance, power consumption, and die area concerns, but have a limited expansion
capability for high resolution. Pipeline converters, although they employ a higher number of different
circuit topologies, have a higher potential of reaching high-resolution and high-speed goals while
maintaining the capability of expansion to higher resolution. Pipeline architectures minimize the
number of comparators used, achieving lower power consumption within a smaller die area.
The circuit topologies investigated here are just one possible solution to the pipeline
architecture. By investigating BiCMOS design tradeoffs with respect to these circuit topologies, a
number of hurdles to reaching a lo-bit 20 Msamplelsecond performance level have been identified.
Attaining a high gain-bandwidth product and minir.nizing the hold step are critical parameters for the
sample-and-hold circuit. The flash sub-converter and the digital-ta-analog converter linearity is crucial
for the pipeline architectures success. In addition, there are a number of areas where analog and digital
error correction should be employed to maximize the converter performance. In general, present and
future performance demands for a pipelined architecture introduce many design challenges in the form
ofgain-bandwidth requirements, linearity, and error correction techniques. The performance capability
of a BiCMOS process and the design flexibility it offers show promise of improving conversion
performance when taken advantage of in a pipeline architecture.
This study of analog-to-digital converter architectures and the possible performance
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enhancements attainable when a BiCMOS process is used indicates an opportunity for new circuit
topologies and different design techniques. Suggested future work for the approach presented here
would include improving the bandwidth of the sample-and-hold amplifier, and minimizing the hold
step. When polysilicon-to-polysilicon capacitors are available, then the opportunity for future work
increases to investigating switched-capacitive circuits so that some of the circuits may be consolidated.
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Appendix
A-l
* ***********MASTER MODELS FILE FOR BICMOS SIMULATION *************
* 8/8/90
* ******************************************************************
* ****** mas models from T. Y. Chiu 12/89 ******~
* SCALED. LIB
* ******************************************************************
.model neh nes (1=0.8e-4 w=le-4 beta=79.22e-6 vto=.9
+ phi=.7 k1=2.383e-1 uO=1.35e-1 u1=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=O.64e-15 ejs=0.64e-15
+ rnb=0.4 )
.model neh7 nes (1=0.8e-4 w=3.16e-4 beta=2.503e-5 vto=.9
+ phi=.7 k1=2.383e-1 uO=1.35e-1 u1=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=O.64e-15 ejs=0.64e-15
+ rnb=0.4 )
.model neh)5 nes (1=0.8e-4 w=12e-4 beta=9.506e-4 vto=.9
+ phi=.7k1=2.383e-1 uO=1.35e-1 ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=O.64e-15 ejs=0.64e-15
+ rnb=0.4 )
.model neh7p nes (1=0.8e-4 w=6e-4 beta=4.45e-4 vto=.9
+ phi=.7 k1=2.383e-1 uO=1.35e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=O.64e-15 ejs=0.64e-15
+ rnb=0.4 )
.model nehll16 nes (1=6e-4 w=11.25e-4 beta=1.188e-4 vto=.9
+ phi=.7 k1=2.383e-l uO=1.35e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=O.64e-15 ejs=0.64e-15
+ rnb=0.4 )
*
.model neh3913 nes (1=3e-4 w=39.e-4 beta=8.238e-4 vto=.9
+ phi=.7 k1=2.383e-1 uO=1.35e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 cox=17e-8 ejd=0.64e-15 ejs=0.64e-15
+ rnb=0.4 )
*********p CHAN devs************************************
.model peh pes (1=0.8e-4 w=le-4 beta=40e-6 vto=0.9
+ phi=.7 k1=2.383e-l uO=3.5e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 cjd=O.37e-15
+ ejs=0.37e-15 )
****************w=3, 1=.8, w/l=3.75*****************
.model peh22l6 pes (1=0.8e-4 w=3e-4 beta=1.2e-4 vto=0,9
+ phi=.7 kl=2.383e-1 uO=3.5e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 cjd=0.37e-15
+ ejs=0.37e-15 )
.model peh6 pes (1=0.8e-4 w=6.24e-4 beta=2.4ge-4 vto=0.9
+ phi=.7 kl=2.383e-1 uO=3.5e-l ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 ejd=0.37e-15
+ ejs=0.37e-15 )
.model peh30 pes (1=0.8e-4 w=24.0e-4 beta=9.6e-4 vto=0.9
+ phi=.7 kl=2.383e-l uO=3.5e-1 ul=1.347e-l eta=8.14e-2 gde=.6
+ adg=7.969 bgs=8.019 eov=0.16e-15 eox=17e-8 cjd=0.37e~15
+ ejs=0.37e-15 )
.model peh9l3 pes (1=3.0e-4 w=9.03e-4 beta=9.632e-5 vto=0.9
+ phi=.7 kl=2.383e-1 uO=3.5e-l ul=1.347e-l eta=8.14e-2 gdc=.6
+ adg=7.969 bgs=8.019 eov=O.16e-15 eox=17e-8 ejd=0.37e-15
+ ejs=0.37e-15 )
*
* Scaled. lib continued
.model pch15 pcs (1=0.8e-4 w=12.0e-4 beta=4.8e-4 vto=0.9
+ phi=.7 k1=2.383e-1 uO=3.5e-1 u1=1.347e-1 eta=8.14e-2 gdc=.6
+ adg=7.969 bgs=8.019 cov=0.16e-15 cox=17e-8 cjd=0.37e-15
+ cjs=0.37e-15 )
*
.model pch2913 pcs (1=3e-4 w=28.70e-4 beta=3.06e-4 vto=0.9
+ phi=.7 k1=2.383e-1 uO=3.5e-1 u1=1.347e-1 eta=8.14e-2 gdc=.6
+ adg=7.969 bgs=8.019 cov=0.16e-15 cox=17e-8 cjd=0.37e-15
+ cjs=0.37e-15 )
*
.model pch1p56 pes (1=2e-4 w=3.125e-4 beta=5e-5 vto=0.9
+ phi=.7 k1=2.383e-1 uO=3.5e-1 u1=1.347e-1 eta=8.14e-2 gdc=.6
+ adg=7.969 bg~=8.019 cov=0.16e-15 cox=17e-8 cjd=0.37e-15
+ cjs=0.37e-15 )
*
1. 000E-01)
150
=
=RC
0.5 BS=
1.750 IK = 9E-3
PE = 1
1E-20 14 = o.
18 TRO = O.
0.234 BC = 1.000E-01
2.500E+01
7.500E-01
o ALTE= 7.500E-01
1. OOOE+OO
MS
* BEST 2 MODEL 1.0 X 2 micron emitter CORRECTED 6/27/90 CJS from 32
* Model for e1xr 1.0x2urn emitter Bf=125 projected RGS/TYC 4-90
* 4 terminal model collector to bottom
.MODEL npn1 NPN ( RBX = 40 RBI = 625
+ RE = 50 IS = 6.25E-18
+ 11 = 5.0E-20 12 = 160E-18 NE =
+ VBO =4 TFO = 8.0E-12 CJE = 7E-15
+ ME = 0.688 BE = 1.000E-01 13 =
+ NC = 2.000E+00 IKR = 1E-4 VAO =
+ CJC = 3.5E-15 PC = 0.818 MC =
+ EA = 1.206E+00 DEA = 0.062 TO =
+ ALC1= 2.000E+00 ALC2= 0 ALTC=
+ BVBE=3 ALE1= 2.000E+00 ALE2=
+ KFN = 0 AFN = 1.000E+00 BFN =
+ IKS =lE-5
+ ISS = 2.35E-18 ISC = lE-16
+ CJS = 15E-15 PS = 0.836
*
* BEST 2 MODEL 1.0 X 2 X 4 micron emitter
* Model for e4x2 1.0x2x4 urn emitter Bf=125 projected HKH/VDA 8-90
* 4 terminal model collector to bottom CORRECTED TYC, RGS 9-90
.MODEL npn4 NPN ( RBX = 16 RBI = 156 RC = 37.5
+ RE = 12.5 IS = 2.5E-17
+ 11 = 2.0E-19 12 = 6.4E-16 NE = 1.750 IK = 3.6E-2
+ VBO =4 TFO = 8.0E-12 CJE = 2.8E-14 PE = 1
+ ME = 0.688 BE = 1.000E-01 13 = 4E-20 14 = O.
+ NC = 2.000E+00 IKR = 4E-4 VAO = 18 TRO = O.
+ CJC = 11.9E-15 PC = 0.818 MC = 0.234 BC = 1.000E-01
+ EA = 1.206E+00 DEA = 0.062 TO = 2.500E+01
+ ALC1= 2.000E+00 ALC2= 0 ALTC= 7.500E-01
+ BVBE=3 ALE1= 2.000E+00 ALE2= 0 ALTE= 7.500E-01
+ KFN = 0 AFN = 1.000E+00 BFN = 1.000E+00
+ IKS =4.0E-5
+ ISS = 9.4E-18 ISC = 4E-16
+ CJS = 36E-15 PS = 0.836 MS = 0.5 BS = 1.000E-01)
*
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*shold w a2, dbridge, 2.5kfb ehold=.5pf, ee=.15pF .5ns s/h edge .
.use scaled. lib
.use a2.adv
***********bias*****
rnl vpbias vpbias vee vee peh9l3
qll vpbias ves z npn4
r6 z vdd 474
*vpbias vpbias 0 de 2.00
********diff pair w dbridge*****
rn2 e vpbias vee vee peh9l3
rn3 d vpbias vee vee peh9l3
*****diode bridge*****
q2 e e vinp npn4
q3 vinp vinp d npn4
q4 e e enode npn4
q5 enode enode d npn4
****************
q6 e hold e npn4
q7 d sample e npn4
q8 eves f npn4
r2 f vdd 474
rload vout vdd lOOk
**********extra diodes****
q9 fbI fbI e npnl
q10 d d fb2 npn1
*****************
vee vee 0 Sv
vdd vdd 0 -2v
ves ves 0 -1
******************
vhold hold 0 de -.3
vsample sample 0 de .3
*vinp vinp 0 de 3
*vhold hold 0 pulse ( -0.3 0.3 Ons .Sns .Sns 40ns 82ns)
*vsample sample 0 pulse (0.3 -0.3 Ons .Sns .5ns 40ns 82ns)
vinp vinp 0 pulse ( 1 3 Ons 1ns Ins lOOns 202ns)
**vevs op amps*********************
*e2 vout 0 enode vout 10k
xl enode vout vout a2
r4 vout fb1 2.Sk
rS vout fb2 2.5k
********Chold***********
e1 enode 0 &ehold
.set &ehold .SpF
*.ie v(enode) =0
***************************
A-4
* s/h with diode bridge continued
.out vcnode cnode 0
.out vinp vinp 0
.out vhold hold 0
.out vsample sample 0
.out vout vout 0
.out vfbl fbl 0
.out vfb2 fb2 0
.out vpbias vpbias 0
.out vc c 0
.out vd d 0
.out ve e 0
.out vf f 0
.out id2 q2
.out id3 q3
.out id4 q4
.out idS qS
.out iq6 q6
.out iq7 q7
. out ids2 m2 c
.out ids3 m3 d
.out iq8 q8
.out ir2 r2
.out ir4 r4
**************
. end
A-S
I.SUBCKT a2 (vinp,vinn:fout)
.global vee
**subekt ealls *************
rn3 a vmbias vss vss neh3913
rn4 out vmbias vss vss neh3913
vrnbias vmbias vss de 1.20v
***amp**************
rnl a vinp b b peh2913
m2 out vinn b b peh2913
rnS b vbias vee vee peh2913
vbias vbias 0 de 3.4v
***********************
rn7 fout vgg2 vee vee peh2216
rn8 fout a vss vss nehlI16
vgg2 vgg2 0 de 3.0v
e3 a fout .ISpF
***********************************
vss vss 0 de -2.0
***********************************
. finis
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*BiCMOS comparator itree 100uA. two cmos inv stage .
. use sealed.lib
********************
mp3 a b vee vee peh1pS6
mp4 b a vee vee peh1pS6
***********************
mp8 outp b vee vee peh6
mp10 out outp vee vee peh30
******nehan dev******
m9 outp b vdd vdd neh7
m11 out outp vdd vdd neh1S
**************************
q1 a in e npn4
q2 b ref e npn4
q7 eves f npn4
**************************
r1 f vdd 2. 7k
rload out 0 SOOe3
eout out 0 &eload
.set &eload 0
************************
vee vee 0 de 5.0
ves ves 0 de -1.0
vdd vdd 0 de -2.0
***********************************
vin in 0 pulse (2.0 0.0 1ns 40ns 20ns 19ns lOOns)
*vin in 0 de 2
vref ref 0 de 1
*********************
.out vin in 0
.out vref ref 0
.out va a 0
.out vb b 0
.out ve e 0
.out vf f 0
.out vout out 0
.out voutp outp 0
.out ves ves 0
.out iq7 q7
.out iq1 q1
.out iq2 q2
.out imp8 mp8 vee
.out iron9 m9 outp
.out imp10 mp10 vee
.out iron11 m11 out
*********************************
.end
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**Equal Emitter DAC lOOk Rout .
. use scaled. lib
************************************
rnp1 a b1 e e peh
rnp2 d b2 e e peh
rnp3 f b3 g g peh
rnp4 h b4 i i peh
rnp5 j b5 k k peh
******npn's ******
q1 a vdaebs 1 npn1
q2 d vdaebs rn npn1
q3 f vdaebs n npn1
q4 h vdaebs 0 npn1
q5 j vdaebs p npn1
***********R/2R Ladder*************
r1 vee e 5e3
r3 e e 5e3
r5 e g 5e3
r7 g i 5e3
r9 i k 5e3
r2 vee e 10e3
r4 vee g 10e3
r6 vee i 10e3
r8 vee k 10e3
******parasitie eaps
e1 e 0 .02pF
e2 e 0 .02pF
e4 g 0 .02pF
e6 i 0 .02pF
e8 k 0 .02pF
******Emitter r's*****************
r10 1 0 4e3
rll rn 0 4e3
r12 n 0 4e3
r13 0 0 4e3
r14 p 0 4e3
*****Load r*********
r15 k 0 100e3
*****************
vee vee 0 de 5.0
vdaebs vdaebs 0 de 1.2
***********************************
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DAC con't
{3.0 1.5 Ons
{3 .0 1. SOns
{3.0 1. SOns
{3 .0 1. SOns
{3.0 1.5 Ons
{3.0 1. SOns
{3 .0 1. SOns
{3.0 1.5 Ons
{3 .0 1. SOns
(3.0 1.5 Ons
* r:ES:!':1al-Emitter
*(vb5 OS-----.~ pulse
*vb4 b4 0 pulse
*vb3 b3 0 pulse
*vb2 b2 0 pulse
*vbl bl 0 pulse
*vb5 b5 0 pulse
*vb4 b4 0 pulse
*vb3 b3 0 pulse
*vb2 b2 0 pulse
*vbl bl 0 pulse
vb5 b5 de 1.5
vb4 b4 de 3.0
vb3 b3 de 3.0
vb2 b2 de 3.0
vbl bl de 3.0
*********************
.5ns
.5ns
.5ns
.5ns
.5ns
.lns
.lns
.lns
.lns
.lns
.5ns
.5ns
.5ns
.5ns
.5ns
.lns
.Ins
.lns
.lns
.lns
l59ns 320ns)
79ns l60ns)
39ns SOns)
19ns 40ns)
9ns 20ns)
20ns 40ns)
20ns 40ns)
20ns 40ns)
20ns 40ns)
20ns 40ns)
.out va a 0
.out vc e 0
. out vd d 0
.out ve e 0
.out vf f 0
.out vg g 0
.out vh h 0
.out vi i 0
. out vj j 0
.out vb5 b5 0
.out vb4 b4 0
. out vb3 b3 0
.out vb2 b2 0
.out vbl bl 0
.out vk k 0
.out vI I 0
.out vm m 0
.out ir15 r15
*********************************
.end
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